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Welcome to the MWSCAS ,1991 
On behalf of the Organizing Committee, it is my pleasure to invite and welcome you 
to the 34th Midwest Symposium on Circuits and Systems, to be held in the beautiful and 
historic city of Monterey, California. The 1991 MWSCAS, organized by the Department of 
Electrical and Computer Engineering, Naval Postgraduate School, Monterey, CA, and Co-
sponsored by the IEEE Circuits and Systems Society, is held at the Monterey Sheraton 
Hotel, from May 15-17, 1991. 
The technical program consists of 54 sessions that cover a broad range of technical 
subjects. Among these are 14 Special Invited Sessions that have been organized on 
particular timely topics. The regular technical program begins at 8:30 AM. on Wednesday, 
May 15 and extends through noon Friday, May 17, 1991. 
In addition to the regular technical program, two specially organized Short Courses 
are scheduled on Tuesday, May 14, preceding the start of the regular program. Complete 
details are included with the registration information in the following pages. 
A number of social events are planned throughout the program, including a 
Welcoming Reception at the Monterey Sheraton on Tuesday evening, a reception at the 
Naval Postgraduate School on Wednesday evening, a Banquet at the Monterey Bay 
Aquarium on Thursday evening, and organized luncheons with guest speakers on Wednesday 
and Thursday. Spouse/dependent activities are also organized which include a bus tour of 
the Monterey Peninsula, and a wine tasting tour to Carmel Valley. Details to be found in 
the following pages. 
The conference is an excellent opportunity for researchers to meet in a relaxing and 
stimulating environment. Apart from the beauty of its coastline, the Monterey Peninsula, 
situated in Central California (two hours south of San Francisco) is the habitat of a rich 
wildlife. Sea otters, seals, sealions and migrating whales can be seen in their natural habitat. 
The Monterey Sheraton hotel will be the site of the conference. It is located in 
downtown Monterey a few minutes walk from the Fisherman's Wharf and Cannery Row 
with their numerous restaurants, the beach, and the main attractions of Monterey. Other 
close by attractions like the 17-mile drive with its world famous Pebble Beach golf courses, 
and Carmel-by-the-Sea with its european style boutiques, are within a short drive. 
I sincerely hope you enjoy your visit to Monterey, and you will remember both the 
























Car rental special discounted fares (as low as $99.80/Week) are offered by the Hertz 
Corporation for the MWSCAS attendees. Cars can be rented and returned at the following 
airport locations without incurring additional charges: San Francisco, San Jose, Oakland, 
Sacramento and Monterey. These special rates and offers are available by Calling Hertz's 
toll free number (800)654-2240 and referring to the special MWSCAS code: "9154". 
The Monterey Peninsula is less than two hours drive south from either San Francisco 
or San Jose airports. For those Hertz renters who are flying United, the San Francisco 
airport offers express check in. Agents will transfer their luggage from their car to the check-
in counter, get their seat assignments, and bypass the terminal ticket counter entirely. It's 
almost as easy as traveling without any luggage at all!. 
Accommodation: 
All technical sessions, as well as some of the social activities, will be held at the 
Monterey Sheraton Hotel. The Sheraton has extended a special discount over the regular 
room rate. A block of rooms were reserved for the conference participants at these rates. 
Reservations can be made by completing the Hotel reservation Forms (see centerfold), and 
mailing it directly to the Sheraton Hotel, or by calling the Hotel local number listed . Early 
reservation is strongly recommended to guarantee the rates and availability. View rooms are 
reserved on a first come basis. 
Registration and Information Desk: 
To take advantage of the advanced registration discounts, please complete and return 
the Conference Registration Form (see centerfold) with remittance on or before April 15, 
1991. Payment could be made by a Money Order or a Check drawn on US Bank for the 
total amount. To use credit cards please fill out all the information in the Form. Tickets to 
the Aquarium Banquet are limited, early registration is highly recommended to guarantee 
your reservation. Full Registration entitle participants to all symposium events. Student 
Registration excludes only the Aquarium Banquet and conference proceedings. 
The Conference Registration and Information Desk will be staffed during the 









5:00 P.M. to 9:00 P.M. 
8:00 AM. to 4:00 P.M. 
8:00 AM. to 4:00 P.M. 




















Welcoming Reception at the Monterey Sheraton: 
On Tuesday evening, a welcoming reception will be hosted by the conference 
committee at Sheraton Hotel from 7:00 to 9:00 P.M. More information is available at the 
Conference registration site. 
Conference Luncheons with Guest Speakers: 
On both Wednesday and Thursday, Luncheons will be organized in the San Carlos 
Room at the Sheraton Hotel from 12:00 to 2:00 P.M. The symposium will be addressed 
immediately after lunch by guest speakers. On Wednesday, our distinguished guest speaker 
is Professor Richard Hamming, of The Naval Postgraduate School. His presentation entitled 
"You and Your Research", will stimulate the interest of all audience. 
On Thursday, along with the theme of the conference, it is our pleasure to introduce 
Dr. Daniel Davis, of the Monterey Bay Aquarium Reseach Institute (MBARI) , who will 
discuss the application of technology to the problem of Oceanography. His presentation 
includes very intriguing pictures of the creatures of the deep. 
Conference Registration includes both luncheons. However, extra luncheon tickets 
can be obtained at the cost of $25 each at the registration desk. 
The Myril B. Reed Best Paper Award: 
Presentation of Myril B. Reed Best Paper Award for the best paper delivered at the 
33rd Midwest Symposium on Circuits and Systems, is conferred this year to Hiroyuki 
Wasaki, Yoshihiko Horio, and Shogo Nakamura of Tokyo Denki University, Tokyo, Japan, 
for their paper entitled "A Localized Learning Rule for Analog VLSI Implementation of 
Neural Networks". The Award will be presented to the authors at the Thusday, May 16 
Luncheon. . 
Each attendee will be given a ballot to vote for the best paper at this year 
symposium. Please fill promptly these ballots and turn them-in at the registration desk 
before the end of the conference to recieve the MWSCAS'91 Souvenir Coffee Mug. 
The Naval Postgraduate School Welcoming Reception: 
On Wednesday evening May 15, a heavy "Hors D' Oeuvres" welcoming reception will 
be hosted by the conference committee at the Naval Postgraduate School, in the Barbara 
McNitt Ball Room from 6:00 to 8:00 P.M. Entertainment for the evening will be provided 
by a Mariachi Mexican Folklore Band, to complement the Spanish atmosphere of the 
historic old Del Monte Hotel. The hotel, with its lavish unique grounds, was acquired by the 
Navy in 1943 to be used by pre-flight cadets during Word War ll. In 1951, the Naval 
graduate Academy was relocated from Annapolis to what is known today as the Naval 
Postgraduate School. With its reputation for traveling first class, the Navy felt right at home 



















Spouses and Dependents Program: 
Activities for Spouses/Dependents and participants are available for those interested. 
Two tours are organized if sufficient numbers subscribe: 
Wednesday Tour A.;, A bus tour of the scenic Monterey waterfront including stops in 
Pacific Grove, the famous 17-Mile Drive, The Pebble Beach Golf links, and Carmel-by-the-
sea for shopping and lunch. The bus leaves the Sheraton at 9:00 A.M. and returns at 3:30 
~M (~Op~~~oo) 
Thursday Tour B: A California Wine Tasting at Chateau Julien located in the near-
by beautiful Carmel Valley. The Rustic French Country Chateau produces a different 
variety of wines that won an impressive number of awards and received national and 
international acclaim. The flagship of the winery is a mind boggling assortment of well 
made chardonnay and an excellent sauvignon blanc. The bus will leave the Sheraton at 9:00 
AM. to take you first to a tour of Big Sur dramatic coastline before going to the winery. 
Bus will return you to the Sheraton before noon ( $25 per person) 
To subscribe to any of these tours please mark accordingly the Conference Registration 
Forms at the registration desk. 
THE 35TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS' 1992: 
The 35th Midwest Symposium on Circuits and Systems is organized by the 
Department of Electrical Engineering and Computer Science, The George Washington 
University, Washington, DC. For more details, please see the CAlL FOR PAPERS in the 
inside back cover of this program. 





























































The 34th Midwest Symposium on Circuits & Systems Program 
Pre-symposium Short course [A). 1:30-5:30 Pre-symposium Short Course [B). 8:30-5:30 
"Symbolic SPICE" (Santa Monica Room) "Analog VLSI Design" (San Carlos IV Room) 
Welcoming Reception at the Monterey Sheraton Hotel 
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The Banquet at the. Monterey Bay Aquarium . .. " .~:, . ...;' 
Dinner and Aquarium Show from 7:00 to 10:00 P.M. 
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Ballot for the Myril B. Reed Best Paper Award 
Please vote for the best paper that has been presented in each session you have attended. 
The voting should be based on the originality, Significance of the contribution, technical 
rigor, and the quality of technical presentation. Also select the overall best paper in your 
opinion. The Steering Committee will make the final selection based on your ballot, 
recommendation from session Chairs, and its own review of the submitted manuscript. 
Please fill out the following entries and present this ballot sheet at the registration 
desk, before your departure, even if you have not attended all the sessions. 
YOU WILL RECEIVE IN RETURN THE MWSCAS'91 SOUVENIR MUG 
Session Attended: WA-
Best Paper Presented: 
Session Attended: WP-
Best Paper Presented: 
Session Attended: TA-
Best Paper Presented: 
Session Attended: TP-
Best Paper Presented: 
Session Attended: FA-
Best Paper Presented: 
I vote for the following paper for the Myril B. Reed Best Paper Award: 
Paper No: Author(s):, _______________ _ 






















Wednesday 8:30 - 11:45 A.M. 
WA-l Control Systems I: 
Chair: R. Cristi 
Naval Postgraduate School, Monterey, CA 
1. "Simultaneous Pole Placement Design with Hypothetical Loop-decoupling", J.Y. 
8:30 
Juang, National Taiwan Ocean University, Taiwan, Republic of China 
This paper presents the design of pole-placement via hypotheticalloop-decoupling using state feedback. 
For a controllable linear time-invariant system, we propose hypothetical output and design a state 
feedback gain matrix to achieve loop-decoupling with arbitrary pole-placement. Conceptually, our 
method is motivated by the theory of decoupling and the use of hypothetical output recently proposed by 
Juang in the literature. With hypotheticalloop-decoupling, a multivariable pole-placement design can 
be decomposed into simple low-order single-input, single-output subproblems. With help of the 
proposed method, the remarkable Ackermann's formula can then be generalized into multivariable 
systems, one of the main contributions of our works. We feel that the loop-decoupling design method 
proposed in this paper should be a useful took to gap between MIMO and SISO design. 
2. "Approximation Theorems for Discrete-Time Systems", I.W. Sandberg, The University 
of Texas at Austin, Austin, TX 
8:55 
We show that the members of an important class of input-o~ut maps G can be uniformly 
approximated arbitrarily well by finite sums of the form L ICtU[7U(Ta·) + PI] , 
in which Ta is a simple linear operator, the kl and pI are constants,ithe nl are row vectors and 0 is a 
certain type of map from R to R. This can be used, for example, as a basis for adaptive fIltering, or 
for the adaptive identification of G's. 
3. "Synthesis of Worst-Case Optimal Controllers over a Finite Ilorizon", M.B. 
9:20 
Subrahmanyam, Naval Air Development Center, Warminster, PA 
In this paper we consider a finite horizon version of the H", optimal control problem. The emphasis 
is on the synthesis of optimal controllers whereas the usual R", methods give conditions for the synthesis 
of suboptimal ones. Also, expressions are derived for the vanation in performance in terms of system 
parameter variations. 
4. "A Comparison of Two Disturbance Reduction Methods for Discrete Time Systems", 
T.W. Martin, University of Arkansas, Fayetteville, Arkansas 
9:45 
A comparison is made between disturbance accommodation control and model reference control in their 
effectiveness of reducing the effects of certain known waveform type disturbances acting on linear 
systems. Simulations results are presented. 
10:10 Break 
5. "Asymptotic Disturbance Attenuation Problem for Sampled Data Systems", H.M. 




















Wednesday 8:30 - 11:45 A.M. 
minimization of this residual error. In addition, a computationally efficient implementation and gradient 
algorithms in the transform domains are proposed. Successful sample test results are given 
demonstrating the accuracy and computational efficiency of the proposed technique. 
3. "Adaptive Filtering Techniqes for Maneuvering Targets", M. Farooq, S. Bruder, T. 
Quach, and S. S. Lim, Royal Military College-Canada 
The ubiquitous target tracking problem becomes significantly more complex when the dynamics 
governing the evolution in time of the target's position is obscured by a sudden maneuver. Many recent 
articles have been devoted to treatment of the maneuvering target tracking problem. This paper 
presents an overiew of research conducted in this area. 
4. "Formulation of Class 1 and Class 2 Time Domain Wiener Estimation Matrix 
Filters", C.S. Lindquist, and J. Ho, University of Miami, Coral Gables, Florida 
9:45 
Matrix fIlters are generally implemented using block processing; however, there is another way to 
implement the fIlters using recursive techniques. We will discuss both the block and recursive 
processing, as well as derive equations for general time-invariant and time-varying systems and a few 
interesting cases such as the tim-invariant periodic and non-periodic systems and time-varying 
memoryless systems. 
10:10 Break 
5. "Adaptive Order Statistic Filters: the Complexity/Quality Tradeotr', R. Martens, and 
AN. Venetsanopoulos, University of Toronto, Toronto, Canada 
10:30 
WA-3 
The purpose of this paper is to compare, in some detail, six adaptive order-statistic-based fIlters and the 
standard median fIlter for image processing. We will use a variety of images and noise types and levels 
in order to comment on the computational complexity of the fIlters and the fIltered image quality. 
**************************** 
Chaotic Systems: 





Naval Postgraduate School, Monterey, CA 
"Investigation of a Suspected Chaotic Behavior in a Three-Phase Oscillator Model 
by Employing Analog Realization", D. Yardeni, A Tennen, and B.Z. Kaplan, 
Ben-Gurion University of the Negev, Beer-Sheva, Israel 
"Chaotic Signals: Attractor Reconstruction and wcal Prediction", G. Morgavi, A 
Piantolini, S. Ridella, S. Santucci, and M. Solinas, Institute for Electronic Circuits, 
National Research Council, Genova, Italy 
A phase space reconstruction in which the time delay satisfies the minimum of the mutua information 
is compared with the time delay at the zero of the autocorrelation. Tests showed that if the generation 




















WA-4 Neural Networks I: Wednesday 8:30 - 11:45 A.M. 
Chair: T. HA 
Naval Postgraduate School, Monterey, CA 
1. "Application of Linear Programming in the Design of Feed-Forward Neural 
Networks", B. Karimi, University of New Haven, T. Baradaran-Seyed, Southern 
Connecticut State University, and K Ashenayi, University of Tulsa 
8:30 
Linear programming is used as the main tool for the systematic design of Feed-Forward Neural 
Networks which require no training. This approach does not lend itself to the problems associated with 
Back-Propagation such as the network being trapped in a local minima. 
2. "An Evaluation Study of Traditional and Neural Network Techniques for Image 
Processing", M.S. Obaidat, and J.V. Walk, University of Missouri - Columbia, 
Independence, MO 
8:55 
This paper is about a comparative study of the artificial neural network and traditional approaches for 
image processing. The major goal us to determine the usefulness of artificial networks for image 
processing applications. The image analysis is concerned with smoothing, histogramming and 
histogramming and histogram equalization, weighted average of two images, brightness scaling, pixel 
statistics, and image compression. The C programming language is used. 
3. "A Cellular Neural Network Simulator for the Personal Computer", J.E. Varrientos, 
and E. Sanchez-Sinencio, Texas A&M University 
9:20 
In this paper, a cellular neural network simulator for the personal computer is described. The simulator 
takes information for a given network and gives the user an environment in which to experiment with 
network dynamics. The software displays line plots of cell output trajectories and color tiles 
representing cell outputs for the network. 
4. "New Multidimensional Signal Transformation by Novel Neural Architectures", J. 
9:45 
Ben-Arie, lllinois Institute of Technology, Chicago, illinois 
This paper describes the implementation of a new transform for signal compression and description. 
The transform is based on a set of Gaussian functions that are optimally from the signal by a set of 
maximum energy conditions. The forward and inverse transforms are implemented by the same neural 
architectures. 
10:10 Break 
5. "Microprocessor Based Tissue Classification using Artificial Neural Net Classifier", 
N. Botros, and H. Tee, Southern illinois University, Carbondale 
10:30 
This paper presents an algorithm and instrumentation for classifying simulated-liver tissue abnormalities., 
The instrumentation used is a 50 MHz microcomputer-based data acquisition and analysis system 
designed by the authors. The algorithm is based on implementing a three-layer back-propagation 





















9:20 Wednesday 8:30 - 11:45 A.M. 
An identification method to estimate the unknown parameters of a time-invariant, non-minimum phase 
ARMA system is considered as a Two-Step procedure. In the first step a spectrally equivalent minimum 
phase system is estimated. In the second step up to 2m_I, possible non-minimum phase ARMA systems 
are considered. A minimum MSE criterion is used to determine the location of the system zeros. 
* 4. "ARMA Model Identification and Automatic Order Estimation via a Fast Orthogonal 
Search", M. J. Korenberg, Queen's University, Canada, and L. D. Paarmann, Wichita 
state University, KS 
9:45 
A fast orthogonal search method was recently invented for identifying different equation models of 
systems with unknown structure. This method has now been used to accelerate a highly accurate 
ARMA identifier while still retaining the advantages of automatic order estimation, robustness, and 
applicability to the input-inaccessible case (signal modeling). 
10:10 Break 
* 5. "Accurate ARMA Signal Identification - Empirical Results", L. D. Paarmann, Wichita 
State University, Wichita, KS and M. J. Korenberg, Queen's University, Canada 
10:30 
Recently, an iterative procedure based on a new ARMA identification algorithm has been developed 
to estimate the parameters of an ARMA signal model. In comparison studies with other ARMA signal 
identifiers, the new procedure has been empirically shown to yield highly accurate, unbiased results. 
* 6. "Theoretical Decomposition of Neuronal Networks", R. J. Sc1abassi, D. N. Drieger, 
J. Solomon, B. Kosanovic, and T. W. Berger, University of Pittsburgh, Pittsburgh, PA 
10:55 
In this paper, we examine mathematical and experimental procedures essential to apply the concept of 
network decomposition as a useful tool for the study of hippocampal formation. We take advantage of 
the topology of the hippocampal system to break it into a number of hierarchically ordered subsystems, 
which can be experimentally characterized independently of each other and then recombined to produce 
a global solution. 
**************************** 
WA-6 Personal Computer Applications in Engineering: 
Organizer & 
Chair: L. P. Huelsman 
University of Arizona, Tucson, AZ 
* 1. "An Educational Approach to Filter Design", D. Baez-Lopez, Universidad de las 
Americas-Puebla, Mexico 
8:30 
Filter approximation and synthesis are part of almost any undergraduate curriculum in electrical 
engineering. Course contents ranging from simple approximation topics to assess the importance of 
pole-zero locations in the s-plane to active-RC filter topologies. The number and variety of topics is 
so large that it is impossible to cover every topic in a one-semester course. Thus, a need arises for a 



















10:55 Wednesday 8:30 - 11:45 A.M. 
This paper proposes one approach to providing useful computer experience for students in the first EE 
circuits course by using SPICE and more specialized programs in a complementary manner. This 
approach places primary emphasis on deriving circuit models and solving them analytically and/or by 
an appropriate computer program. Examples are presented to illustrate some benefits of using both 
types of computer programs in a complementary manner. 
7. "FIT-2, a Transistor Parameter Extraction Program Based on the SPICE-PAC 
Simulation Software", A Konczykowska, Laboratoire de Bagneux, and W.M. 
Zuberek, Memorial University, Canada, St John's, Newfoundland 
11:20 
WA-7 
Reliable and accurate simulation of a circuit behavior cannot be obtained without adequate device 
models. FIT-2 is a program for extraction of transistor model parameters for SPICE-like circuit 
simulators. It uses a circuit simulator rather than an explicit set of model equations. Several 
optimization methods are built into the program to provide robust as well as efficient fitting of device 
characteristics. Flexibility of the approach is obtained by speciflcation of extraction details in the data 
sets rather than the extraction procedure. Several directions for further research are identified. 
**************************** 
Image Processing and Restoration I 
Chair: J. Burl 
Naval Postgraduate School, Monterey, CA 
1. "Automated Visual Inspection using Syntactic Representation", AK. Hennessey, Y-L. 
8:30 
Lin, Texas Tech University, and K-S. Hahn, Hyndai Co, Lubbock, TX 
Automated Visual Inspection (Syntactic Representation) involves acquisition of production rules from 
CAD files and interaction with the operator. These rules, stores in a knowledge-base, are used by a 
general-purpose parser to evaluate sets of image primitives of VlSI. New rules can be added to the 
knowledge base at any time and the system is manification and rotation independent. 
2. "Generalized Complex Moment Descriptors", AM. Abo-Zaid, University of Kent, 
U.K., and E. Horne, Research Center, Cairo, Egypt 
8:55 
An efficient trimming algorithm is developed for Analog-to- Digital Converters in the production 
environment, The proposed algorithm fully utilizes the information obtained from the measurements 
in the trimming process and has a much better performance than the trimming algorithms based on the 
popular binary search or linear search. The new algorithm has been implemented in the product and 
has achieved the desired efficiency. 
3. "About Moments Calculation Based on Run-Length Format", AM. Abo-Zaid, 
University of Kent, U.K., and E. Horne, Research Center, Cairo, Egypt 
9:20 
This paper proposes an extension to the delta method to compute moments up to any order. It also 
presents a new method, the semi-integral method as a replacement for the delta method. In this 
method, an alternative approach to the delta method arises by considering the image as he sum of 
segments each with unity height, i.e., a group of lines, and then applying analogue integration along the 




















Wednesday 8:30 - 11:45 A.M. 
2. "Power Conversion and Control using a Current Sensing Power MOSFET", S. 
8:55 
Yuvarajan, and L. Wang, North Dakota State University, Fargo, ND 
Current sensing Power MOSFET's (SENSEFET's) are capable of providing signals which can be used 
to provide current feedback as well as overcurrent protection. The paper describes an experimental dc 
to dc converter using a SENSEFET switch. The current sense signal is processed and fed back for 
current regulation. 
3. "Computer Aided Large Signal Analysis and Control of Boost Converter Based 
Switching Regulators", E. Fossas, D. Biel, Escola Universitaria Politecnica de 
Vilanova i La Geltru, and L. Martinez, Escola Tecnica Superior d'Enginyers de 
Telecomunicacions, Vilanova i La Geltru, Spain 
9:20 
This paper intriduces a computer program nased pon an exact analytic description of the boost converter 
using a PWM duty-cycle controller. The program provides both tie-domain and state-trajectories 
simulation of the converter state variables under different control strategies. As a result, the regulator 
asymtotic stability can be predicted for large-signal operation. 
4. "Algorithm for Analysis of Inductive Circuits in PWM Voltage Systems", B.O. Pantie, 
Lakehead University, Thunder Bay, Ontario, Canada 
9:45 
In a previous work a simple method of analysis of R, L circuits subjected to periodical square waveform 
voltages has been presented. The analysis of transient and steady-state operating conditions is based 
on the fat that build-up, as well as decay, of currents in an inductive circuit 'are geometrically 
progressive, i.e., the value of current in the circuit at any time of observation is a series of numbers with 
a constant ratio between successive quantities, the numbers either increasing by a common multiplier, 
or decreasing by a common devisor. In this paper, an algorithm will be derived from previous methods 
developed for calculating RL circuit performance in PWM voltage systems. 
10:10 Break 
5. "Optimum Load Impedance For Full Bridged MOSFET Power Inverter Operating 
at 1.0 MHz to 2.5 MHz.", T. Suzuki, H. Ikeda, H. Yoshida, and S. Shinohara, 
Shizuoka University, Japan 
10:30 
The power losses in the full-bridged MOS-FET power inverter operating at 1.0 MHz to 2.5 MHz are 
mainly caused by such parameters as the ON-resistance and the drain-source capacitance of each MOS-
FET. The drain efficiency of the full-bridged MOS-FET power inverter is a function of these 
parameters and the load impedance connected to the full-bridged MOS-FET power inverter. This type 
of inverter circuit must be connected to an optimum load impedance in order that the DC-to-RF power 
conversion efficiency may become its maximum. Experiments were carried out to confirm the optimum 
load impedance of this type of circuit. The DC-to _ RF power conversion efficiency was 74.3% and the 
RF output power was 572 W at 1.0 MHz when the load impedance was optimum to be 25.0 ohms and 
the DC input voltage was 140 V. The DC-to-RF power conversion efficiency was 71.8% and the RF 
output power was 955 W at 2.5 MHz when the load impedance was optimum to be U.5 ohms and the 
DC input voltage was 140 V. 
6. "Modified Models of the Current Programmed Buck and Boost Regulators", R. 





















Wednesday 8:30 - 11:45 A.M. 
3. "Fast Computation of the Steady State Solution of Nonlinear Networks by a 
Modified Extrapolation Algorithm", E.A Abdallah, Electronic Research Institute, 
Cairo, E.A Hosny, Kent University, U.K, M.A Nasef, and AM. Moselhy, Military 
Technical College, Cairo, Egypt 
9:20 
The implementation of the minimum polynomial extrapolation for computation of the periodic steady 
state response of nonlinear circuits requires the least square solution of overdetermined and, in general, 
inconsistent sets of linear algebraic equations. Consequently, one may have to store large matrices in 
memory, making the minimum polynomial extrapolation method somewhat expensive in both storage 
and time. Therefore, it would be desirable to have methods as efficient as minimum polynomial 
extrapolation but less demanding in storage and time. 
4. "Computation of the Periodic Steady State Response of Lumped / Distributed 
Nonlinear Network by Extrapolation Method", E.A Abdallah, Electronic Research 
Institute, Cairo, E.A Hosny, Kent University, U.K, M.A Nassef, and A.M. Moselhy, 
Military Technical College, Cairo, Egypt 
9:45 
In computer-aided analysis of lumped/distributed nonlinear network, the steady state response is found 
for a given initial condition by simply solving the system of equations until the response reaches the 
steady state. In lightly damping systems, this solution which includes the solution of differential-
difference and non-linear system of equations, could extend over many periods making the computation 
costly. In this paper, the minimum polynomial extrapolation technique is defined which converges to 
the steady state response rapidly. The results show a considerable reduction in the amount of time 
necessary to compute the steady state response. . 
10:10 Break 
5. "Frequency Domain Latency and Relaxation Based Harmonic Analysis of Non Linear 
Circuits", H. Asai, and H. Makino, Shizuoka University, Japan 
10:30 
This paper describes the relaxation-based algorithm for nonlinear circuit simulation in the frequency 
domain. FIrst, we present "Iterated Spectrum Analysis", where the harmonic balance method is applied 
to every node independently. Furthermore, we refer to the algorithm with the "frequency domain 
latency" and verify its availability for the harmonic analysis. 
6. "Recursive Procedure Based on Virtual State Method for Estimating Connection 
Value of Nonlinear Circuit Associative Network", T. Suetsugu, S. Mori, Keio 
University, Japan, and M. Tanaka, Sophia University, Kanagawa, Japan 
10:55 
This paper describes a new model of associative network of neural networks, and a new algorithm for 
network learning based on Kohonen's method, using the virtual state method to estimate the singular 
connecting matrix. And, with the escalator method, the memory matrix can be estimated recursively 






















10:10 Break Wednesday 8:30 - 11:45 A.M. 
5. "FIR/I1R Filter Bank Design for Exact Reconstruction in Tree Structured Subband 
Decomposition", C.W. Kim, University of Pennsylvania, Philadelphia, PA 
10:30 
An efficient design of tree structured DIR and casual IIR filter banks for exact reconstruction will be 
presented. Exact reconstruction property is structurally induced, and is invariant under the parameter 
quantization. The phase responses of analysis/synthesis filters are linear for FIR case and approximately 
linear for IIR case. We will also present a minimal multiple structure and a pipelinable structure for 
implementing the proposed filter banks. 
6. "A Study on Controllability of I1R ADF with Parallel Connected Biquads", I. Takumi, 
and M. Hata, Nagoya Institute of Technology, Nagoya, Japan 
10:55 
This paper proposes a new configuration of pole controlled IIR adaptive digital ruters (ADF). Proposed 
IIR ADF consists of a preceded FIR part and an IIR part. The IIR part consists ' of several biquad 
ruters connected in parallel. We discuss pole controllability of the IIR ADF with plots in error 
performance surface. 
7. "Parameters of Butterworth, Tchebyscheff, and Elliptic Prototype Reference Transfer 
Functions in Discrete Time Frequency Transformations", B. Nowrouzian, University 
of Calgary, Canada, and AG. Constantinides, Imperial College of Science 
Technology and Medicine, U.K 
11:20 
Recently, the authors proposed a general method for the determination of the parameters of the 
normalized prototype reference transfer function in discrete-time frequency transformations. The 
resulting prototype reference transfer functions were determined to lead to denormalized transfer 
functions with guaranteed passband and stopband edge frequency specifications. The proposed paper 
presents the application of the results to the cases where the denormalized transfer functions are 
required to exhibit Butterworth, Tschebyscheff, inverse Tschebyscheff, and elliptic loss-frequency 
characteristics. Explicit relationships are presented for the coefficients of the numerator and 


























Wednesday 2:00 - 4:50 P.M. 
"Error Probability Performance of a New Digital Communication Technique on 
Power Lines usingWaveform Modification", N.N. Ningo, S.Y. Kwarikam, and J.B. 
Bilikha, Ecole N ationale Superieure Polytechnique, Yaounde, Cameroon 
A recently introduced baseband digital technique for electric power line communication using power 
signal waveform is discussed and its error probability performance is studies as a function of critical 
parameters of the technique and signal-to-noise ratio. The technology which is insensitive to fluctuations 
in power signal amplitude, frequency and waveshape is a generalized form of amplitude shift keying 
(ASK) dubbed partial amplitude shift keying (P ASK). 
"Generation of Linear Recursive Sequences from Non-Primitive Irreducible 
Polynomials over GF(q)", M.S. Lam, Purdue University at Fort Wayne, Fort Wayne, 
IN 
Maximal length linear recursive sequences (m-sequences) over GF(q),q = pm, a prime power, have been 
studies extensively. In this paper, linear recursive sequences generated from the non-primitive 
polynomials over GF( q) will be investigated. These sequences will be expressed as vector linear 
recursive sequences whose component sequences may be obtained directly from a non-primitive 
irreducible polynomial over GF(q). The relationship (or relative phase shifts) between these 
components will be determined since all of them are generated from the same polynomial over GF(q). 
The corresponding non-primitive irreducible polynomials will also be obtained. 
**************************** 
VLSI DSP: Arithmetic & Implementation: 
Chair: C-H. Lee 
Naval Postgraduate School, Monterey CA. 
1. "A VLSI Architecture for Multidimensional DFT Computation", R. Micallef-Trigona, 
BruneI University, Uxbridge, the United Kingdom 
2:00 
This paper describes the design of a systolic array processing element for use in multidimensional Off 
computation, suing a suitable mapping technique, with a bit-serial approach, for implementation in 
VLSI, in a semicustom CAD tool environment. This paper investigates appropriate algorithms for 
computation of the Off as well as VLSI architectures that the Off algorithms may be mapped onto, 
and, a mapping technique for multidimensional time systems onto VLSI architectures. 
2. "Optimizing Computation and Communication in Shume Exchange Processors", G. 
2:25 
Fettweis, mM Almaden Research Center, San Jose, CA, and S. Bitterlich, Aachen 
University of Technology, Germany 
The implementation of shuffle exchange processors (e.g. FFf, sorting, Viterbi algorithm) is dominated 
by two problems, a massive computational task and a severe routing/communication problem. A new 
combined solution is presented for both problems. The novel architecture offers a good improvement 
in processor speed and efficiency, as well as a reduction of the communication complexity by at least 



















2:00 Wednesday 2:00 - 4:50 P.M. 
A new type RC OP-AMP oscillator has been designed. The temperature sensitivity for frequency and 
amplitude of the new oscillator and Wein Bridge oscillator were measured. Results show the new 
oscillator to have the best temperature sensitivity. Also, distortion due to the third harmonic of the new 
oscillator and Wein Bridge oscillator were obtained. Results showed the new oscillator to have ten 
times less distortion than the Wein Bridge oscillator. 
2. "Computer-Aided Investigation of Active Diode Nonlinear Capacitance Effects on the 
Dynamical Performances of Injection Synchronized Oscillators as High-Speed BPSK 
Amplifiers", E.F. Calandra, and AM. Sommariva, University of Palermo, Italy 
2:25 
The influence of active-element nonlinear susceptance on the dynamical performances of injection-
locked oscillators is investigated. The computer-aided analysis procedure employed is based on a single-
harmonic stroboscopic approach with high computational efficiency making it suitable for CAD 
applications. The simulation carried out evidenced the noticeable impact of the considered phenomena 
on the optimal design of high-speed BPSK-modulator amplifiers. 
3. "Direct Variational Solutions for Linear Dissipative Oscillators using Lagrangian 
with Reverse Time Scales", V.M. Fatic', Union College, Schenectady, NY 
2:50 
Direct variational solutions for linear dissipative oscillator are generated by the program 'Mathematica" 
for as many parameters in the polynomial test functions as needed to obtain an accurate approximation. 
Actually, just a few parameters are needed to approximate rather curved responses. The computation 
is based on new Lagrangian with reverse time scales, the confirmation of which is the real goal of this 
paper. 
3:15 Break 
4. "Sinusoidal Switched Current Oscillators", A Kobayashi, Y. Horio, and S. 
3:35 
Nakamura, Tokyo Denki University, Japan 
Switched-Current (SI) is a new analogue sampled-data technique that takes place with switched-capacitor 
system, and is very suitable for implementing sampled-analogue functions on VLSI chips. In this paper, 
a state variable and a Wein-bridge sinusoidal Switched-Current Oscillators (SIO) are proposed. 
* 5. "A Microwave Oscillator S- Parameter Design Technique and Computer Algorithm", 
R. J. Weber, Iowa State University, Ames, Iowa. 
4:00 
This paper describes a closed form solution and supporting computer program for an oscillator design 
based on S-Parameters and a predetermined Q of a resonator and a predetermined load or source 
impedance for the active device. Design steps with be given to synthesize an oscillators meeting these 
conditions. 
* 6. "Design and Performance of UHF and L-Band Oscillators", S. G. Burns and R. J. 
4:25 
Weber, Iowa State University, Ames, Iowa 
We report on the use of sputter-deposited, thin-film, aluminum nitride resonators as the feedback 
element in hybrid single-mode, combline, and voltage-controlled UHF and ~band oscillators. The 
resonators have also been cointegrated on the same substrate with 2 GHz BITs. Design techniques and 





















Wednesday 2:00 - 4:50 P.M. 
"Practical Design of a Neural-Based AID Converter Using Hopfield Network", X. 
Rui, and Z. Liang-Zhen, Anhui University, People Republic of China 
This paper proposes a new simple practical AID converter circuit based on Hopfield neural network 
by energy function and simplicity. Its stability and correctness are examined. Experimental data agree 
well with theoretical results and SPICE simulations in the output characteristics of the network under 
some initial condition. 
5. "Adaptive Neural Network for Pattern Recognition with Image Translation, Rotation, 
Scaling and Tilting", Y. Chen, J-Y. Han, Illinois Institute of Technology, Chicago 
4:00 
The invariance of pattern identification with respect to translation, rotation,scaling and titling is still a 
main research problem in image pattern recognition. Conventional methods cannot identify a pattern 
properly when the input image contains noise. The existing neural networks are not robust for 
transformations. In this paper, an adaptive neural network is proposed for noised image under 
transformations. Its performance is shown by computation simulations. 
6. "A Taxonomy of the Currently Proposed Large Supra-High-Speed Packet 
Switching Networks", B. Khasnabish, M. Ahmadi, S. Erfani, and M. Shridhar, 
University of Windsor, Windsor, Ontario, Canada 
4:25 
WP-5 
We present a taxonomy of the approaches adopted so far, i.e., up to January 1991, for large (an area 
covered by ~O Km diameter circle) supra-high-speed packet switching networking. A survey of the 
unclassified literatures enables us to classify them into two major groups (i) Direct or uni-Ievel design 
method, and (ii) Indirect or multi-level or hierarchical design approach. Numerous examples to each 
category are provided, and more than 75 reference articles are included . 
**************************** 
VLSI Analog Signal Processing Networks: 
Organizers & 
Chairs: E. Sanchez-Sinencio & J. Ramirez-Angulo 
Texas A&M and New Mexico State University 
* 1. "Architectures for Pipelined Multi-bit Oversampled Digital to Analog Converter", B. 
2:00 
Leung, University of Waterloo, Canada 
A combination of piplelined architecture and dynamic element matching technique is applied to multi-bit 
oversampled D I A (Digital to Analog) converters. The approach translates the harmonic distortion 
components of the non-ideal internal DAC (Digital-ta-Analog Converter) of the oversampled D/A 
converter to high frequency components, which can then be filtered out by the anti-imaging filter. 
Computer simulations have confirmed that with this approach a third-order oversample D I A converter 
employing a 3-bit quantizer, a 3-bit pipelined internal DAC with a random mismatch of 0.2%, can 




















Wednesday 2:00·4:50 P.M. 
* 6. "Performance of High.Precision Digital Tuning Algorithm", C-G Yu, W. G. Bliss, 
and R. L. Geiger, Texas A & M University, College Station, TX 
4:25 
WP-6 
An iterative digital tuning algorithm has been reviewed and simulated extensively. Thus tuning 
algorithm is applicable to digitally programmable continuous-time filters. The main idea of this 
algorithm is to estimate the filter characterization parameters based upon the results of a system 
identification and to calculate control parameters for adjustments of controllable components. Extensive 
simulations show this algorithm converges to a solution within 10 iteration is in most cases when various 
measurement errors, parameter variations and over-ordering effects are considered. This algorithm is 
not sensitive to the parameter variations. A good result is obtained even when 30% parameter 
variations exist. This algorithm also attains good speed and accuracy in the presence of 5% 
measurement errors and high over-ordering effects. 
**************************** 
Computer Modeling: 
Chair: P. B. Aronhime 
Univ. of Louisville, Louisville, KY 
1. "A DC Model for the High Electron Mobility Transistor (HEMT)", M. Saleh, and M. 
2:00 
EI Nokali, University of Pittsburgh, Pittsburg, PA 
The high electron mobility translator (HEMT) has recently emerged as a dominant microwave transistor 
and a strong contender for digital integrated circuits. In this paper, we present a DC model for the 
HEMT which considers the following important effects: field dependent mobility, channel length 
modulation, parasitic conduction, parasitic series resistance and the saturation of the two-dimensional 
electron gas concentration. The theoretical predictions of the model are compared with the 
experimental data and are found to be in good agreement over a wide range of bias conditions. 
2. "A CAD Model for MOS Transistors Valid in all Regions of Operation", A Kushaa, 
and M. EI Nokali, University of Pittsburgh, Pittsburg, PA 
2:25 
The purpose of this paper is to develop an accurate and computationally efficient model for the intrinsic 
capacitances of the MOS in the subthreshold region and to integrate it with an appropriate strong 
inversion model of the device capacitances. The approach used defines charges as the state variables 
in the model to guarantee charge conservation during circuit stimulation. The accuracy of the model 
is confirmed by comparing its theoretical predictions to the experiment and/or the numerically 
stimulated data extracted from MINIMOS 4.0. 
3. "Organizing Rules Production in Qualitative Modeling of Electric Circuits", G. 
2:50 
Acciani, and L. Carnimeo, Universita degli Studi di Bari, Bari, Italy 
Electric or electronic circuit analysis performed by a quantitative solution of complex systems of 
equations can often be excessively burdensome when only the knowledge of indicative trends of some 
circuit variables is needed. This understanding can be obtained by Qualitative Analysis, which connects 




















2:00 Wednesday 2:00 - 4:50 P.M. 
This paper features a circuit level testability of bipolar, CMOS and BiCMOS logic technologies. Process 
defects from each technology are examined to determine the fault models that best detect those defects. 
Commonalities and differences of fault models amongst the circuit types are described. The test cost 
required to obtain the same quality in each technology is described. 
2. "A Frequency-Variable ECL Phase Locked Loop Circuit", W.W. Zhao" J.M. Stager, 
Biomation Corporation, and D.P. Leach, Santa Clara University, Santa Clara, CA 
2:25 
A newly designed frequency-variable ECL phase locked loop (PPL) circuit is presented in this paper. 
This circuit utilizes a minimum number of chips, and provides a high degree of accuracy. This PPL 
circuit offers an adjustable output frequency range of 50-100 MHz for an input frequency range of 5-10 
MHz. It can be used in various types of communication systems. 
3. "Analysis of Crosstalk EtTects on Logic Cell Delays in CMOS IC's", F. Moll, E.Isem, 
E. Sicard, and A Rubio, University of Balearic Islands, Palma, Spain 
2:50 
This paper shows how crosstalk coupling between signals with concurrent transitions can provoke a 
significant increase or a reduction of the propagation delay of CMOS logic cells connected to them. A 
simple model for parasitic capacitive coupling is proposed, and the influence of electrical cell parameters 
on the internal delay are evaluated. 
3:15 Break 
4. "An Efficient Trimming Algorithm for AID Converters", s. Pei, National 
Semiconductor Corporation, S-C. Chan, Santa Clara University, Santa Clara, CA 
3:35 
An efficient trimming algorithm is developed for Analog-to-Digital Converters in the production 
environment. The proposed algorithm fully utilizes the information obtained from the measurements 
in the trimming process and has a much better performance than the trimming algorithms based on the 
popular binary search or linear search. The new algorithm has been implemented in the production and 
has achieved the desired efficiency. 
5. " Control of Lens Position in Auto Focus Cameras using Semiconductor Laser Range 
Finder", Y. Yoshida, S. Shinohara, H. Ikeda, K-i. Tada, H. Yoshida, Shizuoka 
University, K-i. Nishide, Tokyo Aircraft Instrument Co. Ltd. and M. Sumi, Chiba 
Institute of Technology, Hamamatsu, Japan 
4:00 
It is proposed to use a new infrared (IR) range finder to get just-focussing signal for auto-focus (AF) 
system from both a measured distance to a moving object and its speed, and to control the lens position 
of video and single-lens reflex (SLR) cameras using the proposed AF system. 
6. "Mixed Analog Digital Correlator using Sigma Delta and Multirate Processing 
Techniques", J. Grilo, and J.E. Franca, Instituto Superior Tecnico, Usboa Codex, 
Portugal 
4:25 
This paper describes a solution for designing correlators with input continuous-time signals which is 
based on a mixed analog-digital architecture employing a combination of sigma-delta and multirate 



















Wednesday 2:00·4:50 P.M. 
4. "On the Noise Gain Performance Evaluation of Active Devices for Microwaves", G. 
3:35 
Capponi, B. Di Maio, and P. Uvreri, Universita di Palermo, Palermo, Italy 
An effective performance evaluation of low-noise active devices for microwaves is proposed, on the basis 
of a novel analysis method. The figures expressing quality of the devices can also be measured. Some 
application examples are carried out. 
5. "Efficient and Reliable Numerical Algorithms for Nonlinear Microwave Computer 
Aided Design", c.P. Silva, The Aerospace Corporation, Los Angeles, CA 
4:00 
Current numerical solutions of nonlinear harmonic-balance equations, used in microwave CAD software, 
are inadequate. These routines are plagued by nonconvergence mechanisms heretofore neglected. 
These mechanisms are identified and discussed, and five sophisticated polyalgorithms are presented that 
not only circumvent them but increase the numerical efficiency and reliability of the solution. 
6. "A Novel Technique for Active Device Modeling Microwave Mixer Application", A. 
4:25 
WP-9 
Dao, and G.R. Branner, University of California, Davis, Davis, CA 
Active microwave subsystems such as mixers and other frequency translation devices fmd increasing 
application with the advent of MMIC technology. This paper considers the use of a silicon bipolar 
MMIC device for such an application. A systematic technique to develop a precision general model for 
application to such subsystem design is described. 
•••••••••••••••••••••••••••• 
Identification: 
Chair: M. A. Morgan 
Naval Postgraduate School, Monterey, CA 
1. "Model Order, Convergence Rates and Information Content in Noisy Partial 
Realizations", V.E. DeBrunner, and AA Beex, The University of Oklahoma, 
Norman, Oklahoma 
2:00 
We show that convergence rates of recursive algorithms for parameter estimation from noisy partial 
rea1izations depend on the structure of the chosen model. The model is analyzed by considering 
information unique to the parameterization -- the sensitivity and interconnectedriess of the model 
parameters. The convergence analysis is independent of model order. 
2. "A Recursive Identification Method for Continous Time Varying Linear Systems", 
Z.H. Jiang, and W. Schaufelberger, Swiss Federal Institute of Technology (ETH), 
Zurich, Switzerland 
2:25 
Based on the constant difference properties of entries of the block pulse integral operational matrices, 
a recursive identification method for continuous time-varying linear systems is proposed. Comparing 
with the existing methods for the same identification problem, this new method is rather simple, and 



















Wednesday 2:00 - 4:50 P.M. 
The performance of Delta networks using crossbars with multiple channels per input/output ports and 
multiple links connecting stages of crossbars is analyzed in this paper under uniform and non-uniform 
traffic patterns. A throughput exceeding that of a single stage crossbar can be achieved with only 3 
channels and output selectors. By using modest amounts of output, buffering the throughput can be 








"Design of a Dynamic Switching Processor for Hybrid LAN's", c-s. Kang, The 
American University, Washington, DC, B.K. Park, , K. Chae, United States Naval 
Academy, and J.H. Herzog, Oregon State University, OR 
Since local area networks (LANs) have become a vital part of the modem computing, a great deal of 
effort has been devoted to their design, standardization, and implementation. Most of this work has 
been based on a simple linear bus or ring topology (Ethernet, Token Bus, and Token Ring). However, 
the linear bus and ring topology networks have significant disadvantages in certain applications. 
However, some of the problems existing in Laos an be solved with hybrid-architecture LANs, Hybrid-
Token Ring and Hybrid-Ethernet. The Hybrid-LANs allow an insertion and/or deletion of data links 
into/from existing local area networks: Ethernet or token ring. In this paper, a design of network 
interface unit (NIU) of the Hybrid LANs is discussed. Efficient load sharing, through two 
communication channels, is an important function of the NIU. The design of the protocol handler and 
a switching device for a dynamic loading of messages, are presented. This research provides a basic 
foundation for the implementation of Hybrid-LANs as well as other hybrid-type architecture LANs. 
"A Parallel Single Row Routing Algorithm for Hypercube Multiprocessor", A Roy, 
and J. Deogun, , N.A Sherwani, Western Michigan University, Kalamazoo, Mi 
In this paper, we develop an o(n2wsn) parallel single row routing algorithm for a hypercube 
multiprocessor. The parallel algorithm is based on a graph decomposition technique and uses modified 
cut-numbers to partition the problem into several sub-problems. Each problem is solved on a different 
processor and solutions are merged in parallel. We prove that the algorithm has a linear speedup and 
that the allocation scheme is optimal. 
"Performance Analysis of FDDI as a Backbone Network Interconnecting 
Heterogeneous Workstations in a Distributed System", S.A Ayyash, G. Ricco, and 
K. Jabour, Syracuse University, Syracuse, NY 
This paper presents a simulation model of an FODI token ring used as a backbone network to connect 
heterogeneous workstations. The performance of FODI is evaluated in terms of throughput, packet 
delay, token rotation delay, recovery from errors, reliability and other key performance parameters. 
Particular attention is given to the potential node-network bottlenecks caused by the limited data 



















10:30 Thursday 8:30 - 11:45 A.M 
In this paper, techniques for stabilization of a class of linear time-delay systems and their transient 
behavior are studied. A rather general class of time-delay systems can be shown that by applying chosen 
state feedback, the corresponding closed loop systems can be established. New theorems also provide 
informations to estimate and improve the transient behavior of the system. 
6. "Second and Third Order Minimum Time Controllers and Missile Adjoints", H. Titus 
and C. Coppens, Naval Postgraduate School, Monterey, CA 
10:55 
The optimal minimum time control (i.e., bang-bang controller) is applied to the fast reaction missile 
defense problem. From Pontryagin, the optimal control was determined to be a function of the adjoint 
in the minimization of the Hamiltonioan. The control may also be posed either as a function of time 
or as a function of the states. The state space can be partitioned into regions, surfaces and curves where 
the optimal control action is either its maximum plus or minus N. In missile simulation problems, the 
method of adjoints is often used in parametric studies errors and miss distance. This technique is used 
here to help one visualize the solution trajectory and families of optimal trajectories for all possible 
initial conditions. 
******************************* 
TA-2 Adaptive Signal Processing n: 
Organizer & 
Chair: W. B. Mikhael 
University of Central Florida, Orlando, FL 
* 1. "Homomorphic Detection of Convolved Signals Using Class 1 Filters", S. Cox, Naval 
Weapons Center, Corona, Ca, and C. Undquist, University of Miami, Coral Gables, 
Florida. 
8:30 
This paper is concerned with detecting signals that are combined convolutionally. Communication, 
speech, music, sonar and biological systems often process such signals. Class 1 detection filters are 
investigated. Class 1 filters require that the signals to be detected are known apriori. Optimum 
detection filters are developed using homomorphic techniques to detect these signals. 
2. "Analysis of a Switched Implementation of the Adaptive Stochastic Filter", G. 
8:55 
Clemson, and D.M. Etter, University of Colorado, Boulder, CO 
An adaptive stochastic filter is a bank of parallel fixed filters with corresponding time-varying 
probabilities that determine the contribution of the fixed filters to the output. Initial implementations 
used a convex sum of outputs from the fixed filters to generate the corresponding filter representation. 
In this work, we investigate the use of logical switches to determine the corresponding filter 
representation. 
3. "Implementation of a Recursive-like Adaptive Echo Canceller using the TMS320C25 
Digital Signal Processor", P.L. Sharma, University of Wisconsin-Platteville, 
Platteville, WI 
9:20 
Adaptive recursive filters as good echo cancellers in situations where the echo path transfer function can 

















Thursday 8:30 - 11:45 A.M. 
* 2. "A Criterion for Guaranteed Closed Loop Simulation Stabitlity", S. P. Chicatelli, and 
T. T. Hartley, University of Akron, Akron, Ohio 
8:55 
This paper will discuss the general problem of closed loop real-time simulation. It will be shown that 
the simulation must be designed not only for the open loop system, but also for the controller in the 
loop so as to maintain stability. 
* 3. "Simulation of Adaptive Control for Constrained Manipulators", Y. Han, and N.K 
Sinha, McMaster University, Hamilton, Ontario, Canada 
9:20 
This paper presents an adaptive control scheme for trajectory tracking of constrained robots with flexible 
joints. An adaptive control law and a parameter adaptation law are derived based on a nonlinear model 
of the constrained manipulator with flexible joints. Simulation results on a two-link manipulator 
demonstrates the applicability of the proposed control algorithm. 
* 4. "Simulation of Piecewise Linear Circuits in State Space", M. B. Broughton, Royal 
Military College of Canada, Kingston, Ontario, Canada 
9:45 
In this tutorial paper, we exploit those aspects of the state-space modeling of linear systems which 
facilitate the digital-computer simulation of piecewise linear circuits. The following topics are included: 
linear state-space representation of circuits; the inclusion of deterministic input functions, including 
impulses, in an augmented-state, undriven (zero-input) system; by hybrid (mixed continuous-time and 
sampled data) models; 'management' of movement of the state vector among linear subsystems; 
illustrative examples from the power electronics area. 
10:10 Break 
5. "Simulation of Robust Dynamic Control of Redundant Manipulators", Z. Li, and 
N.K Sinha, McMaster University, Hamilton, Ontario, Canada 
10:30 
A robust controller for the dynamic control of redundant manipulators in cartesian space is formulated 
together with redundancy utilization measures. Through simulations the proposed scheme has proved 
its usefulness in effectively tracking a cartesian space trajectory while seeking a better manipulability 
gesture even in the presence of parameter uncertainties. 
6. "An Educational Platform for Robot Manipulators", AJ. Hejase, B. Ghoussainy, R. 
10:55 
7. 
Kadi and A Zobian, American Univ.,Beirut 
This paper presents a graphical simulation package for an educational robot manipulator. The objective 
of the developed software is to assist students who will be involved with robotics, thus a faithful 
emulation of the geometrical aspects of the robot arm is considered. The package aims at achieving a 
user friendly interaction environment that perfectly creates a complete manipulator in front of the eyes 
of a computer user. 
"A General State Space Method for Modelling Piecewise Linear Systems", M.B. 



















10:10 Break Thursday 8:30 - 11:45 A.M. 
5. "Weighting Method for Hopefield Neural Networks by Mathematical Programming", 
H. Mizutani, Shynan Institute of Technology, Japan, and M. Tanaka, Sophia 
University, Japan 
10:30 
Neural network systems such as Hopefield neural net is needed to solve the general associate and 
optimal problems. But Hopefield Neural net does not have to recall fundamental memory which had 
been memorized completely. The problem is caused by weighting. In this paper, the new method for 
determining the weight of Hopefield neural net is presented. The optimal function for the best 
weighting must be determined by the mathematical programming technique. 
6. "Neural Net Approach for Constrained State Space Realizations", J.S. Kim, and H. 
10:55 
Singh, Wayne State University, Detroit, MI 
It is proposed to exploit neural net approach for determination of constrained state-space realization 
from Markov parameters of transfer function. In this paper, the neural net approach has been suggested 
for determining realization A, B and C in such a manner that there are some constraints on some of 
the elements of A, B and C. Such constraints for multi-input multi-output cases cannot be achieved 
using conventional algorithms. 
**************************** 
TA-5 Switched-Capacitor Networks: 
Chair: R. L. Geiger 
Iowa State University, Ames, Iowa 
1. "Switched-Capacitor Lattice Filters", I.H. Ozguc, Exar Corporation, San Jose, CA, 
and G. Fischer, University of Rhode Island 
8:30 
This paper presents a set of direct implementations of Lattice Filters using Switched Capacitor 
techniques. Both FIR and IIR (AR) lattice topologies are discussed. AI circuits are insensitive to 
parasitic capacitances and require 2 or 3 phase clocking scheme. The functionality of the proposed 
building blocks is demonstrated by computer simulations and measurements obtained from breadboard 
prototypes. 
2. "A Novel Method for Realizing Switched-Capacitor Transformers", M. Nikodem, 
Wayne State University, and B.B. Bhattacharyya, Concordia University, Montreal 
8:55 
The new method for designing SC transformers has been proposed. The method is carried out in Z 
domain and it uses properties of so called basic passive SC three ports. With the help of these we can 
synthesize a wider class of passive SC circuits (SC transformers). 
3. "Simulation of Mixed Switched Capacitor Analog Digital Circuits with Arbitrary 
Clocks and Signals", M.C. Chian, Harris Semiconductor, Melbourne, Florida 
9:20 
In many modem nonlinear mixed switched-capacitor «SC)janalog(A)jdigital (D) signal processing 
















TA-6 SPICE Macromodeling: Thursday 8:30 - 11:45 A.M. 
Organizer & 
Chair: G. M. Wierzba 
Michigan State University, East Lansing, MI 
* 1. "Correcting Adverse Effects of Boyle Model Modifications", M. Lee, Linear 
Technology Corporation, Milpitas, CA 
8:30 
Many modifications have been developed to improve the ability of the Boyle Model to accurately 
simulated various operational amplifiers. One such modification, asymmetrical slew rate, was found to 
affect the small-signal bandwidth of the model. This paper describes the asymmetric slewing model and 
the techniques used to correct its adverse effects. 
* 2. "New SPICE Macromodel Provides Increased AC and Transient Performance and 
Noise Analysis Capabilities",J. Buxton, Analog Devices Incorporated, Santa Clara, 
CA 
8:55 
First, an overview of the new macromodel structure ivs presented, and the philosophy and approach 
taken in developing it is explained. Next, the details of the mode~ including the noise analysis 
capabilities, are presented using many of the design equations. Finally, a comparison t the actual 
semiconductor devices is shown. 
* 3. "A Temperature Dependent SPICE Macro-model for Avalanche and Zener Diodes", 
M.F. Deveney, Sandia National Laboratories, Albuquerque, NM 
9:20 
A SPICE subcircuit model of avalanche and fm diodes has been developed which accurately simulates 
the behavior of these devices over a temperature range of -SSC to 125C. Parameter extraction is 
discussed as well as issues of circuit complexity versus desired accuracy. 
* 4. "A Temperature Dependent SPICE Macromodel for Power MOSFETS",D.G. Pierce, 
Sandia National Laboratories, Albuquerque, NM 
9:45 
A power MOSFET SPICE macromodel has been developed suitable for use over the temperature range 
-SSC to 125C. The model is a single parameter set with temperature dependence accessed through the 
SPICE .TEMP card. SPICE parameter extraction techniques for the model and model predictive 
accuracy are discussed. 
10:10 Break 
* 5. "Mixed AID Macromodels Speed Up Power Supply Simulations",J. Horan, MicroSim 
Corporation, Irvine, CA 92718 
10:30 
In the past few years, several "average" models have been developed for simulating s~tch-mode power 
supplies. Although these have considerable merit, they need to be complemented by a full cycle-to-cycle 
simulation. This paper outlines a mixed analog/digital modeling approach that achieves this and 


















3. "Testable CMOS Design for Robust and Logical Testability of Stuck-open/Stuck-on 
Faults", J-M. Lee, and S-M. Kang, University of illinois at Urbana-Champaign, 
Urbana, nlinois 
9:20 
A new robust testable CMOS design technique is proposed to detect all stuck-open and stuck-on faults 
by using single test patterns fo rthr logic sicruit and two pattern sequences fo rth~ circuit added for 
testability. The proposed technique adds one transistor per gate for stuck-open fault testing and two 
transistors for stuck-on faults per gate or multi-level circuit. Thus, for multi-level circuits consisting of 
N gates, oly N + 2 additional transistors are rewquired. The extra transistors for stuck -open faults are 
also capable of monitoring the output signals of gates, by which the obsevability of the circuit can be 
enhanced. 
4. "A Heuristic Approach to Load Sharing in Fault Tolerant Distributed Systems", S. 
9:45 
Singh, J-Y. Han, and G. Stefanek, illinois Institute of Technology, Chicago, illinois 
The problem of load-sharing in real-time distributed systems has attracted great research interest. An 
important related, though not as well explored, problem is that of load-sharing in distributed real-time 
systems in the presence of faults in the nodes. Previous work in this field has stressed the use of 
computationally expensive graph algorithms or algorithms which are expensive in communication costs. 
A cost-effective rule-based heuristic approach is proposed in our research for solving this problem. 
Unlike previous work in the area, our approach consider the realistic case that every node has an 
imperfect idea of the state of the system . 
10:10 Break 
TA-7B Image Processing and Restoration ll: 
Chair: J. B. Burl 
Naval Postgraduate School, Monterey CA 
1. "Adaptive Predictive Coding Using Two-Dimensional Multiplicative Autoregressive 
Models", S. Burgett, GMI Engineering & Management Institute, and M. Das, 
Oakland University, Rochester, Mi 
10:30 
The purpose of this paper is to study adaptive predictive coding of digitized images using novel two-
dimensional (2-D) multiplicative autoregressive (MAR) models. A general stability theorem for 2-D 
MAR image models with causal non-symmetric half-plane supports if presented and two different 
models are introduced. Their performances are evaluated using extensive computer simulations. The 
results of these studies demonstrate that for coding of digitized images, MAR model based predictive 
coders offer an effective alternative to currently available techniques. 
2. "Parametric Surface Representation using Convolution Integrals", N. 
10:55 
Narasimhamurthi, and M. Shridhar, University of Michigan-Dearborn, Dearborn, Mi 
In this paper, the authors introduce a parametric representation of surfaces, using convolution integrals. 
A wide class of surfaces (spheres, ellipsoids, saddles, etc.) can be represented suing only a small number 
of parameters. Additionally, the magnitude of the parameters and the accuracy of the fit are coordinate 
independent. Shape information such as curvature ca be obtained using elementary matrix operations. 
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sample data techniques to determine true real power consumed by the power distribution system, or to 
resolve poor power factor questions. 
10:10 Break 
5. "An Optimal Strategy Against Voltage Collapse", V. Aijarapu, and P.L. Lau, Iowa 
State University, Ames, Iowa 
10:30 
Characterized by a progressive decline of voltage, the phenomenon of steady-state voltage instability can 
occur due to the inability to meet increasing demand for active power at certain buses in the network. 
Countries like the United States, Japan, Canada and France have reported cases of voltage collapse with 
losses into millions of dollars. To further prevent such instances to occur, system operators are looking 
for tools that can enhance their understanding of where the system is actually operating with respect to 
the point of collapse -- critical point. In addition, by knowing the above information how much reactive 
power supply is required and where to locate so that both a secure and economical solution can be 
achieved. This paper describes a novel approach that meets such needs. It provides a voltage stability 
index to voltage collapse at the same time maximizes power transfer with minimum amount of reactive 
power supply. 
6. "Observation of Nonlinear Dynamical Phenomena in an Electric Power System", 
V.Aijarapu and RLee, Iowa St. Univ., Ames, IA 
10:55 
Traditionally, scientists and engineers believed that the complexity in the behavior of deterministic 
systems was associated with the complexity in the nature of these systems themselves. However, the 
advancements in non-linear dynamical systems and bifurcation theory have led to the realization that 
even the simple deterministic systems are capable of extremely complicated behavior. The aim of this 
paper is to systematically apply their theory to study the behavior of a power system network under the 
influence of parameter variation. . 
**************************** 
TA-9A Optoelectronic Circuits & Systems: 
Chair: R. J. Pieper 
Naval Postgraduate School, Monterey, CA 
1. "70 MHz Fiber Optic Transmission from Satellite DBS Receiving Antenna", N.A 
Rabou, H. Ikeda, J. li, H. Yoshida, S. Shinohara, Shizuoka University, E. Tsuchiya, 
and K. Nishimura, Palcom Electronics Corporation, Hamamatsu, Japan 
8:30 
Presented is a new optical transmission system in the DBS receiver to transmit the satellite broadcast 
signal through an optical fiber from the low noise amplifier (LNA) installed in a remote locate to the 
audio and video signal detectors in the DBS receiver after the RF signal is converted into an 
intermediate frewuency signal (IF) at 70 MHz. The distrotion factor of the audio signal was less than 
1 % with an SNR of 70 dB. The differential gain (DG) and differential pabse (DP) were less than 3% 
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that the propagating pulse has a Gaussian-shaped spectrum, and the transfer function of each layer be 
characterized by either linear or quadratic frequency dependent attenuation. This method derives the 
attenuation coefficients and acoustic impedances for individual layers from the information of spectral 
shift and peak spectral amplitude ratios of the successive gated pulses form single sided interrogation. 
Experimental results are compared with published data to confirm the validity of these approaches. The 
objectives of this work, to develop quantative estimation methods for multi-layered material properties 
(attenuations and acoustic impedances) from reflected ultrasound, were successively achieved. An 
experimental model of plexiglass with linear frequency dependent attenuation, n = 1, and of water with 
quadratic frequency dependent attenuation, n = 2, provided the ideal configuration for spectral shift 
measurements to verify the theoretical predictions. From the experimental data, the measurements 
agree favorably with published data. 
2. "Normalization Procedure for Non Stationary Reverberation with Log Normal or 
Weibull Distribution", M. Longo, and M. Lops, Universita di Napoli, Napoli, Italy 
10:55 
Common normalization techniques, estimating a single distributional parameter of background, maintain 
uniform sonar performance in Gaussian reverberation, but is not effective against non-Gaussian 
reverberation. Motivated by the reported fitting of log-normal and Weibull distribution to experimental 
reverberation data, we proposed a bi-parametric normalization which uses a logarithmic transformation 
to convert the input distribution of either form into location-scale type, and then exploits Best Linear 
unbiased Estimation of location-scale parameter. A performance analysis shows significant advantages 
both in locally homogenous and in transient situations. 
3. "Adaptive Gain Control and Contrast Improvement for Medical Diagnostic 
Ultrasound B-Mode Imaging System Using Charge-Coupled Devices", T.J. Herrick, 
and A Bryant, University of Missouri-Rolla, Rolla, MO 
11:20 
B-mode medical ultrasound imaging systems operate by transmitting a high-frequency wide-spectrum 
sound pulse and measuring the strength and time of flight of the reflected signal. The ultrasound signal 
may be attenuated as much as 60 dB in its round-trip to a target and must be normalized so that 
contrast is not lost in the far field. Manual controls for adjusting receiver gain versus range are 
impractical in most surgical applications. The goal of this project was to design a circuit to automatically 
adjust the far-field gain. A two-dimensional low-pass fIlter is used to approximate the returned signal's 
average value which is a measure of the attenuation a\experienced by the ultrasound energy. The 
attenuation is compensated by dividing the returned signal by its prior two-dimensional average value 
to compensate for the attenuation. The two-dimensional low-pass fIlter is partially realized with charged 
coupled devices. 
**************************** 
TA-IO Digital Filters ll: 
Chair: K. A. Owenier 
1. 
Ruhr - Universitat Boehurn, Boehurn, Germany 
"A Parallel Technique for Multidimensional Digital Signal Processing", M.B. 




















10:30 Thursday 8:30 - 11:45 A.M. 
An efficient interpolation algorithm for 2D signal is proposed. It preserves the Hermitian symmetry 
when interpolating real signal and permits the use of efficient 2D FFr algorithms of the same size 
throughout the interpolation. Significant savings in arithmetic operations are obtained by eliminating 
the redundant operations in the interpolation process. 
6. "The Bernstein Filter: A New Class of Linear Phase Filter Approximation", D. 
10:55 
Baez-Lopez, and J. Margalli-Daza, Universidad de las Americas-Puebla, Cholula, 
Mexico 
We present a new class of linear phase analog filter approximation based on the Bernstein polynomials. 
Among the advantages obtained using this approximation, when compared to the Thomson 
approximation, the group delay can be varied by varying one of the two parameters available, and that 
in the stopband the magnitude mayor may not approach zero as frequency increases. 
7. "Design of IIR Decimation Filter for Oversampled AID Based Optimization", Z.P. 
11:20 
Ma, and B. Leung, University of Waterloo, Waterloo, Ontario, Canada 
The paper describes a design methodology of decimation IIR filter for oversampled ADC (analog to 
digital converter). It provides the flexibility of optimizing the filter response when arbitrary quantization 
noise PSD (power spectral density) is presented. The SIN ratio of the proposed design shows an 
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3:15 Break 
* 4. "A Ratio Insensitive Cyclic D/A Conversion Technique", K. C. Wong, G. Burra, and 
K. S. Chao, Texas Tech University, Lubbock, TX 
3:35 
An error-compensation technique for a cyclic digital-ta-digital analog converter is proposed. Without 
the use of precision passive components, this approach improves the resolution of the converter with 
relatively fewer operations (two steps for a bit conversion). The technique can be realized by a 
switched-capacitor circuit with one operational amplifier ( op map), several capacitors, and switches. 
* 5. "Resonant Current Driven, Nonresonant Current Coupled Zero-Voltage-Switching 
Converter",J.P. Gegner, and C.O. Lee, University of illinois at Chicago, Chicago, IL 
4:00 
Although many resonant converters have been studied in recent years, attention has focused more 
heavily on voltage driven topologies. As a result, many current driven converters have been left 
unnoticed. This paper will present the analysis and design of a current driven, zero voltage switching 
resonant converter. By appropriately positioning the L-C tank components, the detrimental effects due 
to the transistor, rectifier, and transformer parasitics will be eliminated, thus permitting operation at 
higher switching frequencies. Moreover, being a current driven and current coupled topology, this 
converter will be rendered less susceptible to electromagnetic interference as well as inductive parasitics 
due to inner wire connections. In addition to the analysis and design of this converter, computer 
simulation and experimental results will also be presented. A prototype unit will be built, and its 
performance evaluated. Finally, a new technique will be introduced to enable a current driven topology 
to be PWM controlled. Further research on this converter will concentrate on implementing this 
constant frequency control. 
* 6. "Peak-Current Programmed Control in Current-Fed Push-Pull Converter",C-Y. 
4:25 
Hung, T-F. Wu, and c.O. Lee, University of illinois at Chicago, Chicago, IL 
Peak-current programmed control has widely been used in the switching power converter because it has 
several advantages over the conventional duty ratio programmed control. In this paper, we present the 
analysis of closed-loop control using this technique in a current-fed push-pull converter intended for 
space applications. We formulated the small signal model of the current-programmed current-fed push-
pull power stage for the voltage regulation design. The current-programmed feedback in the power 
stage has been defined as the inner control loop. In the converter supply, an additional voltage feedback 
contro~ called the outer control loop, is needed for output regulation and the close-loop properties of 
the converter are derived from the small signal model formulated. In the closed-loop controlled 
converter, the system stability is first investigated from the loop gain functions of the inner and outer 
control loops. An appropriate compensator for the close-loop system is then designed. The propagation 
delay in the feedback path is taken into account in our stability analysis and the interaction between the 
output impedance of the line filter and the input impedance of the closed-loop converter system is 
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It is shown in this paper that the matching problems in the mixed linear networks where lumped circuits 
are connected by transmission-lines are solved int he analysis by voltage-standing wave, except RC and 
LG lines. Transmission-lines may be single, coupled, uniform, nonuniform, and those combined. 
5. "Effect of Pulse Width Duration on the Closed Form Solutions for Voltage Pulse 
Response of Open and Shorted Distributed RC Thin Film Structure", K 
EI-Shennawy, Arab Maritime Transport Academy AMTA, Alexandria, Egypt 
4:00 
This paper presents the effect of pulse width duration on the closed form solutions of uniformly 
distributed open and shorted RC thin f11m structure, for voltage pulse response, using bisection 
technique, Laplace transformation, Heaviside theorem and contour integration algorithms. The voltage 
and current transient responses are plotted for different normalized time pulse width wide parameter. 
The examination of voltage and current distributions along the structure expresses the energy content 
of the input voltage pulse. Verification of the open and shorted solutions has been done. The solutions 
are expressed in terms of theta functions. 
6. "Lagrangian with Reverse Time Scales for Nonreciprocal Linear Electric Circuits", 
V.M. Fatic', Union College, Schenectady, NY 
4:25 
Lagrangian for linear dissipative circuits is generalized by a simple modification to encompass 
nonreciprocal circuits with algebraic relation between the variables (gyrator, negative converters, etc.). 
This general result is illustrated by two examples, for which very accurate approximate solutions are 
obtained by Ritz's method from the Lagrangian. 
**************************** 
TP-3 Chaos in Circuits and Systems: 
Organizers & 
Chairs: R. Madan and L. O. Chua 
Office of Naval Research, Washington DC and UC, Berkeley, CA 
* 1. "Mathematical Models for Chaos",R.H. Abraham, Univ. of California, Santa Cruz,CA 
2:00 
In the last decade, nonlinear dynamical systems theory has provided new tools for the analysis of 
stochastic time series, and for modeling the processes which produce them. In this survey talk, we will 
encounter simple examples of two kinds of models -- iterated maps and ordinary differential equations -
- and discuss ways of combining them into useful models for complex systems. 
* 2. "Software Toolkit for Studying Chaos: A Live Demonstration of INSITE with 
Audience Participation", T. Parker, Hewlett Packard, Santa Rosa, CA 
2:25 
This talk describes INSITE. INSITE is an interactive, graphically based simulation package for the study 
of nonlinear dynamics in general and chaos in particular. INSITE runs on both UNIX and DOS. 
INSITE allows the user to plot and display trajectories of ODEs and orbits of maps; locate periodic 
solutions of ODEs and fixed points of maps; plot one-dimensional invariant manifolds of ODEs or 
maps; plot bifurcation diagrams of ODEs or maps; calculate Lyapunov exponents for ODEs or maps; 
plot phase portraits for two-dimensional ODEs; and reconstruct attractors from measured data. A 
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TP-4 VLSI Implementation of Neural Systems: 
Organizers & 
Chairs: M. E. Zaghloul 
George Washington University, Washington, DC 
* 1. "An All MOS Neural-Type Cells", S .W. Tsay, M. de-Savigny, N. El-Leithy, and R.W. 
2:00 
Newcomb, University of Maryland, College Park, MD 
An improved neural-type cell is presented which uses only MOS devices. The neural-type cell is the key 
element in pulse coded neural-type circuits. Consequently, it has been investigated through the years, 
both as to properties and as to circuit realizations. The previous versions have used lumped resistors 
along with the three active nonlinear components necessary to produce its hysteresis and oscillating 
outputs. In this improved neural-type all the resistors are replaced by transistors. PSPICE simulations 
for a MAGIC IC layout using MOSIS parameters are presented. 
* 2. "Analog VLSI Model of the Cochlear Hair Cells", A G. Andreou, W. tiu, and M. 
2:25 
I.Goldstein, Jr., The John Hopkins University, Baltimore, MD 
Analog VLSI is an alternative approach to numerical simulations for modeling complex processes in the 
nervous system. In this paper we present an analog VLSI model for the electrochemical processes at 
the cochlear hair cell junction. The model was fabricated in 2 micron n-well CMOS technology and the 
output compares favorably with the results from neurophysiological studies. 
* 3. "Digital Chip Architecture for the Emulation ofa Biology-Oriented Neural Network", 
S. J. Prange, Henrich Klar Technical University of Berlin, Berlin, Germany 
2:50 
A new digital ASIC architecture for the emulation of a dynamic neural network model is presented. 
The biology-oriented model of the University of Marburg is used. The chip architecture offers full 
cascadability and on-hip parameter storage. It allows a dense and regular layout and does not suffer 
from a "connection problem". 
3:15 Break 
* 4. "VLSI Implementation of Synaptic Weight and Summation with Neural-Type Cell 
Using Enhancement-Type MOS Linear Resistor", G. Moon, M. E. Zagbloul, George 
Washington University, and R. Newcomb, University of Maryland, MD 
3:35 
CMOS integrated circuit for the weighted synapse and the summation of the sypaptic signals are 
presented. Neural-Type Cells (NTC) are employed as the processing elements along with the voltage-
controlled linear MOS resistor. The weights are represented by the gate control voltage, while the 
summation is executed by a swtiched capacitor integration circuit. 
* 5. "Silicon Models of Lateral Inhibition",S. Wolpert, University of Maine, Orono, ME 
4:00 
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3:15 Break 
4. "A Diffused CMOS SRAM Compiler for Gate Arrays", P. Gee, and J. Tou, Motorola 
Inc., Chandler, AZ 
3:35 
This paper presents a diffused SRAM compiler for gate-array environments as opposed to metalized 
RAMs. Diffused RAMs are faster and denser than metalized RAMs. The compiler generates all the 
necessary files for design, without any engineering intervention. 
5. "An Improved Model for SOl Enhancement and Depletion JFET's Based on 
Nonuniform Channel Parameters for Digital Applications", I.E. Talkhan, and R.S. 
Abdel-Aty-Zohdy, Oakland University, Rochester,Mi 
4:00 
A generalized model for SOl Enhancement and depletion type n-channel JFETs, based on accurate I-V 
characteristics which takes into account the nonuniform channel parameters, is presented. The improved 
model results are within s6.9% of measurements. This represents 9% and 28% improvement as 
compared to other models and SPICE respectively. The de, ac and transient response of E-JFETs and 
their inverters are presented. The inverter simulation resulted in 2.65%, 20% and 80% improvements 
in logic swing, pull-up time and power dissipation, respectively, as compared to other PET inverters with 
similar parameters. A nine-stage ring oscillator is used to rate the performance of the SOl E-JFETs 
for further digital logic applications. 
6. "Split.Capacitive Load Variable Taper CMOS Buffer Model", S.R. Vemuru, B.D. 
4:25 
Smith, The University of Toledo, OR 
A split capacitive load variable taper model to buffer design is proposed. For similar propagation 
delays, the proposed model results in buffer designs that take significantly less silicon area and less 
power dissipation compared to conventional designs. The area, propagation delay and power dissipation 
comparisons are made between the proposed and conventional designs using SPICE-based simulations . 
•••••••••••••••••••••••••••• 
TP-6 Computer Algorithms: 
Chair: M. Soderstrand 
Naval Postgraduate School, Monterey, CA 
1. "An Efficient Mixed Signal Channel Routing Algorithm", Z.-M. Lin, University of 
Maryland, College Park, MD 
2:00 
In this paper, we present an efficient optimum algorithm for two-layer channel routing with/without 
mixed analog and digital signals. For pure digital signal channels, our algorithm expanded fewer nodes 
than that of Wang's algorithm ([WJ90)) to obtain optimum solutions. For mixed signal channel, signal 
coupling constraints are represented by pseudo nodes and pseudo edges inserted between sensitive nodes 
and noise nodes in the vertical constraint graph. Minimum increase of channel width are obtained by 
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Ideally, the representation should have 1) high fidelity in the sense that it closely corresponds to the 
external representations (frames, semantic graphs, etc.), 2) enough structure so that inferences can be 
drawn rapidly without the help of the developer in terms of meta-rules, priorities, control structure 
(forwardjbackward chaining), etc. A representation that satisfied these requirements is described in this 
paper. It is shown that the rules and data can be mapped into a set of linear inequalities in zero-one 
variables and rules of logic can be mapped into linear operations on these inequalities. This paper 
describes the basic transformations used in translating rules and data to the set of linear inequalities, 
methods to handle certainty factors, an the algorithm used to search for a solution. 
**************************** 
TP-7A VLSI Design and Implementation: 
Chair: H. H. Loomis, Jr. 
Naval Postgraduate School, Monterey CA 
1. "Hierarchical Layout Synthesis of Analogue VLSI Circuits using an Intelligent 
Parsing Mechanism", M.F. Chowdhury, and R.E. Massara, University of Essex, 
Colchester, the United Kingdom 
2:00 
A hierarchical parsing technique is described for the layout synthesis of analogue VLSI circuits. The 
method makes use of netlists contained in a k knowledge database to automatically generate the 
necessary program codes. These codes form a set of rules from which the analogue layout is 
synthesized. The unique feature of this approach is that rules are automatically derived from the netlist 
thus eliminating manual rule-specification, a process which is time-consuming and error prone. 
2. "VLSI Design of Massively Parallel Processor", M. Karabemou, G. Mazare, E. Payan, 
and P. Rubini, IMAG-LGI Laboratoire de Genie Informatique, Grenoble, France 
2:25 
This paper presents an original massively parallel architecture, which takes the most of the possibilities 
of VLSI. It is implemented as an MIMD array of cells communicating by message routing; each cell 
includes a simple programmable processor with a small amount of RAM, and a routing part. 
3. "OTA Extended Adjustment Range and Linearization Via Programmable Current 
Mirrors", W.J. Adams, Texas A&M University, and J. Ramirez-Angulo, New Nexico 
State University 
2:50 
A technique is presented for obtaining an extended gm adjustment range and linearization in a CMOS 
OTA via electronically programmable current mirrors. The mirrors include two outputs for each 
differential-current input, and the gain at each output may be varied independently. A current 
differencing technique then results in an overallgm for the OTA which is proportional to the mirror gain 
difference. At the same time, the current differencing works to cancel nonlinearities in the 
transconductance signal. Simulations indicate that a 3-decade gm adjustment is possible while 
maintaining a THO less than 0.2% in the short-circuit output current for a 2V.P:I! single-ended input; a 
single 5V supply is assumed. The complete conference paper will include experimental results for a 
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Chair: G. Glasford 
Syracuse University, Syracuse, NY 
1. "Cohn Filters for Minimizing Thermal Noise of Class A Amplifiers", M.M. 
2:00 
Holdmann, Lilly Res. Labs, G.A Girgis, Univ. of Nebraska, and M.E. Rizkalla, 
Purdue University, Indiana 
This work details a Con tilter circuit which was dsgned to shunt the white noise generated by the 
thermal properties of a l5O-watt, 300MHz Cdlass A amplifier. The optimum values of the network 
components were derived analytically in order to obtain maximum signal-to-noise ratio at the operating 
frequency. The effects of harmonic distortion and noise were anlyxzed. A cicuit has been modeled for 
use in a system for nagnetic resonance spectroscopy. In this simulation, 2OOJ.'W thremal noise amplitude 
between pulses of 180MHz sinewaves was reduced by ...AOdB. 
2. "Linville Power Plane Stability and Bandwith Improvements in a Minimum Drift 
Video Amplifier", M.E. Rizkalla, B.D. Archer, and M.M. Holdmann, Purdue 
University, Indianapolis, IN 
2:25 
In this work, the stability of a previously-designed, minimum-drift video amplifier is studied over a wide 
bandwidth. An original upper frequency limit of 2 MHz has been extended to 20 MHz using high 
frequency compensation techniques. Experimental results for this compensated system showed instability 
close to 3.7 MHz. PSPICE circuit simulation was then utilized to determine the new V-parameters of 
the system. These were then used in the Linville Power Plane (L-M plane) to determine the input and 
output power curves. Two techniques for enhancing system response have been investigated. In the 
mismatch method, a Stem stability factor, Kru. was chosen to shift the input curve away from the border 
of instability. A second method used neutralization networks for unstable frequency bands. While both 
methods showed acceptable stability improvements in the amplifier, the mismatch method proved more 
practical, since it did not require addition of a transformer, as did the neutralization" method. LM733, 
a video amplifier driven by N-channel BFR8 MSFET has been used for demonstration. The Y-
parameters have been measured at 3.5 MHz. The stability techniques have expanded the frequency 
stability range close to 20 MHz. 
3. "Computer Aided Design of Class E Amplifiers", J.C. Mandojana, Mankato State 
University, and R.E. Zulinski, Michigan Technological University, Houghton, Mi 
2:50 
A new class E design approach, in which the design problem is posed as an optimization problem with 
a suitably-dermed performance function, is described. The procedure minimizes the magnitude of the 
switch voltage at tum-on, and the sensitivity of the RMS output voltage to load variation. 
4. "On the Feasibility of Load Independent Output Current in Class E Amplifiers", S. 
3:15 
Gandhi, R.E. Zulinski, Michigan Technological Univ. and J.e. Mandojana, Mankato 
State Univ., Mankato, MN 
Previous work has shown that class E amplifiers can theoretically provide load-independent, nonzero 
output voltage when configured with finite de-feed inductance. However, true load-dependence has 




















Thursday 2:00 - 4:50 P.M. 
DIT circuit, one for data and one for the control path. This separation Gf signal flow along with the 
modular structure of the control path has significantly reduced the signal delay without major increase 
in the real estate. The design is carried out for a 64-bit DIT circuit. The simulation results show an 
overall function delay less than 15 nsec for CMOS3 (MOSIS) technology. 
5. "The Application of Temporal Logic Flexible Scheduling within a High Level 
Synthesis System", M.R. Beikzadeh, and RJ. Mack, University of Essex, Colchester, 
United Kingdom 
4:00 
This paper presents a novel approach to scheduling for high-level synthesis using temporal logic within 
a unified hierarchical internal representation. The temporal relationships between the nodes in a plan 
of the specified behavioral description enable resource scheduling and hardware allocation to be carried 
out. The vast number of potential schedules are driven to specific solutions by pruning the temporal 
relationships between nodes - this is carried out by the transformation of timing and hardware design-
constraints into constraints between temporal relationships. 
6. "An Efficient Redundant Binary Number to Binary Number Converter", S-M. Yen, 
C-S. Laih, C-H. Chen, and J-Y. Lee, National Cheng Kung University, Tainan, 
TAIWAN 
4:25 
In this paper, we present a method for converting the redundant-binary representation into the 2's 
complement binary representation. The method can be applied to both "serial" and "lookahead" modes. 
In both modes, it was shown that our converter takes less chip area and conversion time when compared 
with the conventional method. 
•••••••••••••••••••••••••••• 
TP-IO Microprocessor Interconnection n: 
Chair: C. Yang 
Naval Postgraduate School, Monterey, CA 
1. "Performance Analysis of a Cache Based Multiprocessor System Using Closed 
Queueing Network Models", V. Tiruveedhula, and J.S. Bedi, Wayne State University, 
Detroit, Mi 
2:00 
We present an analysis for measuring the performance of a cache-based multiprocessor system with 
multistage interconnection network. We have developed markov models for obtaining the hit ratios of 
the shared data based on various data movement policies. We use the policy which gives the highest 
hit ratios in our analysis. A closed queuing network model is used to analyze the performance of a large 
multiprocess system. 
2. "On Disjoint Paths of Hypercube", A Sen, Arizona State University, Tempe, Arizona, 
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FA-! Robust Control Systems: 
Chair: w-z. Chen 
Naval Postgraduate School, Monterey, CA 
1. "Robust Model Matching Control of Singularly Perturbed Systems", T-H. U, 
National Cheng Kung University, Taiwan 
8:30 
In this paper, the model matching control to singular perturbation systems with unmodeled high 
frequency dynamics are examined. It is shown that the controller designed on the basis of reduced-order 
model is able to make the full system math the stable model for sufficiently small singular perturbation 
parameter £:. The maximum value of £: is also calculated. 
2. "Stabilization Bound of Singularly Perturbed Discrete Time Systems", T-H. U, and 
J-H. U, National Cheng Kung University, Taiwan 
8:55 
This paper deals with the £:-bound problem in a singularly perturbed discrete-time system. A stability 
criteria based on the frequency domain representation is derived. Two interesting examples are used 
to demonstrate the proposed scheme. 
3. "Robust Observer Based Stabilizor of Singularly Perturbed Systems: Sampled Data 
Control Approach", T-H. U, and F-S. Un, National Cheng Kung University, Taiwan 
9:20 
This paper argues that when singularly perturbed proper plant is preceded by zero-order-hold, the direct 
and the induced direct (results from neglecting unmodeled high-frequency dynamics) transmission terms 
of the reduced-order modeled, should be treated as two distinct terms, the latter contains a delay 
element and the former is not. It is also shown that the observer-based sampled-data controller for 
reduced-order model can stabilize the original plant for sufficiently small singular perturbation 
parameter is. 
4. "Stability Robustness Bounds with Output Feedback", M.A Chalhoub, and M.E. 
9:45 
Sawan, The Wichita State University, Wichita, Kansas 
In this note, we will consider the closed loop of the linear time-invariant systems through the output 
feedbacks. Based upon Lypunov approach, allowable linear time-invariant perturbations to the nominal 
systems will be considered and calculated to ensure stability robustness to the closed loop system in any 
predeterminate region. 
10:10 Break 
5. "H.ao Control for Singularly Perturbed Systems with Slow Inputs", J.L. Vian, M.E. 
10:30 
Sawan, The Wichita State University, Wichita, KS 
Roo near-optimal state-feedback solution is formulated for the case of a singularly perturbed system with 
no fast input components. The assumption of no fast inputs in the singularly perturbed system results 





















8:55 Friday 8:30 - 11:45 A.M. 
In this work, an adaptive computed torque technique is proposed for the control of robotic manipulators. 
The technique treats the uomodelled dynamics and parameter model variations not taken into account 
in the control torque computation as a disturbance modelled by an mth-degree polynomial in time. 
3. "On the Stability of Adaptive Controllers for Robotic Manipulators", G.M. Nicoletti, 
University of Pittsburgh at Greensburg, Greensburg, PA 
9:20 
The motivation of this paper is to overcome certain limitations of conventional controllers for industrial 
robots when tasks involving precise tracking of fast trajectories under variable loading conditions on the 
end-effector are required. One such task of interest here is robotic deburring of parts with variable 
contour and hardness. Though there have been many research efforts on developing advanced 
manipulator control systems, the ability of present-day industrial controllers to exhibit robust, adaptive 
high-performance control of the parameters involved in the tasks described above, remains a major 
problem. This paper presents efforts being made toward the design of an adaptive force and position-
velocity-acceleration controller with adjustable gains which can be extended to the position/force control 
of the end-effector. The force controller implements tracking of and response to variable forces as 
generated by the environment with which the end-effector is in contact, the position-velocity-acceleration 
controller implements tracking of reference trajectories. Force, position, velocity, and' acceleration gains 
are generated by adaptation laws such that reliability and stability of response is attained with a 
minimum of computational delays. 
4. "Some Adaptive and Predictive Approaches for the Control of Robotic Manipulators", 
O. Kaynak, , G. Walther, Michigan Technological University, Houghton, Mi 
9:45 
In this paper, three different strategies, namely a Model Reference Adaptive Control (MRAC) algorithm 
with minimal controller synthesis, a direct Self Tuning Regulator and a Generalized Predictive Control 
algorithm are considered for decentralized trajectory control of a three degree of freedom robotic 
manipulator. Simulation results are presented and compared. 
10:10 Break 
5. "A Multiprocessor Programming Method with Application to Robotic Control 
Systems", MJ. McKay, M. Farooq, and C. Wortley, Royal Military College of 
Canada, Kingston, Ontario, Canada 
10:30 
The testing of robotic control theory on actual robots has resulted in the design of robot control systems 
which are multiprocessor based. Using such a system, a control algorithm is decomposed into a number 
of interdependent concurrent activities called tasks which are allocated to processors pre-runtime. This 
paper describes a method by which a control system is implemented as a multiprocessor program. 
6. "Lyapunov Solution of the Nonlinear Model Reference Adaptive Control Systems", 
W. Kanso, American University of Beirut, New York, NY 
10:55 
The presence of a nonlinear reference model and a nonlinear adjustable system in model reference 
adaptive control systems complicates the design problem. This dilemma is solved by transforming the 
adaptation problem into a stability problem, where the adaptation algorithm is derived from the 
asymptotic stability conditions that will develop a candidate function to be a Lyapunov function. Also, 
the problem of having inaccessible parameters for adaptation and cases of singularities that endangers 
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4. "A Multiprocessor Organization for Very Large Relational Database", J. Zhu, J.Y. 
9:45 
Han, lllinois Institute of Technology, and AR. Hurson, Pennsylvania State 
University, Chicago, lllinois 
This paper presents a new decentralized architecture for a multiprocessor database machine which 
supports multiple-user, on-line, very large relational database systems. A corresponding processor 
allocation strategy is proposed which applies dataflow technique to distribute processors across all nodes 
of the vertically layered query tree and to pipeline pages of intermediate relation between them. The 
simulations show that the query execution time is 25-30% less than the one in DIRECI' database 
machine. 
10:10 Break 
5. "A Phasing Adjustment and Fanout Chip for Distributing Clock and Control Signals 
in High Speed Digital Systems", D.J. Fouts, Naval Postgraduate School, Monterey, 
CA 
10:30 
The design, testing, and application of gallium arsenide and fanout buffer is described. The chip 
provides a method for adjusting the phasing of high-speed clock and control signals in digital system, 
without the need for pruning cables, multiplexing between cables of different lengths, delay lines, or 
similar techniques. The phase of signals distributed with the described chip can be dynamically adjusted 
in 8 different steps of approximately 60pS per step. The chip also served as a fanout buffer and provides 
12 in-phase outputs. The chip is useful for distributing high-speed clock and control signals in 
synchronous digital systems, especially if components are distributed over a large physical area or if 
there is a large number of components. 
6. "Minimally Synchronized Architectures: A New Approach to the Design of Parallel 
Architectures", M.F. Chowdhury, and M.L. Manwaring, Washington State University, 
Pullman, WA 
10:55 
Parallelism in data processing has been a long sought after goal. There have been spectacular results 
in problem specific domains. However, a general approach which takes a programmer's algorithm and 
implements it on a multi-processing system has not been found. This proposal addresses a new 
approach to the problem which derives and implements implicit parallelism. The method described is 
based on a parallel decomposition of the basic interpretive mechanism. Every processor is a hardware-
implemented interpreter of its machine language. The key to efficient processing in such a system is 
maximal independence or interleaving of the parallel sub-processes. This is names a minimally 
synchronized architecture (MSA). It is proposed that the MSA will efficiently implement a machine 
language if there is sufficient semantics or abstraction in the language to allow the interleaving of the 
several processes. A experiment is described whose results demonstrates the effectiveness of the 
N\MSA approach in exploiting parallelism. 
7 . "A Novel Technique of PLA Test Generation for Multiprocessing Environment", A 
Cross, University of Cincinnati, and D. Sarma, Rutgers University, Camden, NJ 
11:20 
This paper describes an algorithm developed for testing PlAs for implementation in a multitasking 
CRA Y-YMP supercomputer. In PlAs, presence or absence of extra devices at crosspoints causes faults. 
Shrinkage fault is caused by the presence of an unexpected device in the AND plane. This causes a 





















Friday 8:30 - 11:45 A.M. 
evaluate the system performance. The modular architecture yields models that are easy to manage and 
maintain and thus make them reusable. Each submodel can be called from any of the other submodels. 
We demonstrate the modular modeling technique of the SES/Workbench using a case study conducted 
recently. The computer network model of a UNIX based system and several client workstations has 
been developed. The components of this computer network like the host, the network (Ethernet). The 
router and workstations are modeled as separate submodels. The software layers of networking 
functions are also modeled. A scenario of multiple clients on different workstations accessing large files 
from the host computer is simulated. The results are presented in terms of the Fue Transfer time, the 
data throughput, and the average queue lengths of different units. The model developed is useful to 
network designers and software architect in identifying the performance bottlenecks. The advantages 
and limitations of using this tool from the user's perspective is discussed. 
4. "Congestion Avoidance in Broadband ISDN", M. llyas, Florida Atlantic University 
and S. Bhatia, Amdahl Corp, Sunnyvale, CA 
9:45 
Broadband Integrated Services Digital Networks (BISDN) have recently received significant attention 
among researchers in the field of Telecommunications. These broadband telecommunication networks 
are being designed for handling, in their final form, a large variety of digital information, i.e., data, voice, 
video, facsimile, etc. Asynchronous Transfer Mode (A TM) has been recommended by CCITI as one 
of the most promising means of providing efficient and fast packet switched communication among 
BISDN users. ATM supports a large variety of services in a simple and unified fashion. Although 
BISDN will be using an enormous amount of bandwidth offered by optical fiber, congestion may still 
be experienced in these networks due to statistical variations and burstiness in arrival patterns of 
information traffic. In this paper, we present an efficient and simple yet effective technique for 
congestion avoidance in these broadband networks. We have simulated this technique for a 
network that supports three types of services. The bandwidth requirements (in terms of cells per 
call) of these services are assumed to be geometrically distributed. Simulation results are presented 
in terms of call blocking probabilities and delay histograms for several different cases. 
*************************************** 
10:10 Break 
FA-4B Petri Networks & Applications: 
Chair: J. c. Prabhakar 
California State University, Northridge, CA 
1. "On Efficiently Calculating Transient Solutions of Generalized Stochastic Petri Net 
Models", C. Undemann, Institut fur Technische Informatik, Berlin, Germany 
10:30 
This paper introduces a numerical algorithm for efficiently computing transient solutions of Generalized 
Stochastic Petri Nets Models (GSPNs). The proposed method employs the randomization technique 
rather than a dime discretization and direct computation of the matrix exponential as implemented in 
the version 1.4 of the software package GreatSPN. The existence of an absolute bound for the 
truncation error as well as a sparse implementation makes the proposed computational method very 
effective. The benefit is illustrated by considering the GSPN model for the M/M/1/k queue. The 
presented curves show that transient solutions are calculated with significantly less computational effort 




















9:20 Friday 8:30 - 11:45 A.M. 
This paper features a circuit level testability comparison of bipolar, CMOS and BiCMOS logic 
technologies. Process defects from each technology are examined to determine the fault models that 
best detect these defects. Commonalities and differences of fault models amongst the circuit types are 
described. The test cost required to obtain the same quality in each technology is described. 
4. "Optimization of BiCMOS Circuits for High Performance Digital wgic", D. 
9:45 
Al-Khalili, M.D. Esonu, and S. Karlovits, Royal Military College of Canada, 
Kingston, Ontario 
Switching delay, chip area and power dissipation are conflicting criteria for designing high performance 
VLSI logic circuits. This paper describes the optimization of a BiCMOS buffer in terms of these 
criteria, by studying the influence of different MOS and Bipolar device parameters on the switching 
speed and power dissipation of the buffer. An optimization problem has been formulated with the 
objective of minimizing the product of the chip area and delay (AT), the power - delay product (PT) 
or a combination of these. 
10:10 Break 
5. "How to Mix Bipolar and MOS Technologies in High Speed Programmable 
Frequency Divider Design", C.S. Choy, C.H. Fung, The Chinese University of Hong 
Kong 
10:30 
Based on a 165 MHz BiMOS programmable frequency divider, the way to mix bipolar and MOS 
technologies in high speed divider design is discussed. Special circuit configurations will be dealt with 
in detail. " 
**************************** 
FA-6 Computer-Aided Design: 
Chair: P.E. Allen 
Georgia Institute of Technology, Atlanta, GA 
1. ""MOSKIT": A Metal Oxide Semiconductor Device Simulation Kit", N.B. Singh, U. 
8:30 
Kumar, I.I.T. Delhi, New Delhi, India 
This paper discusses the MOS Device Simulation Kit that we developed, which simulates the MOS 
device characteristic up to sub-micrometer channel length. It includes long channe~ short channe~ 
subthreshold, field dependent mobility, and punch through models. 
2. "Efficient Simplified Symbolic Circuit Analysis Method and its Error Analysis", Y. 
8:55 
Cheng, and R. Fujii, Purdue University, West Lafayette, IN 
A new methodology to generate and simplify a symbolic network function for "analog circuits is 
presented. Computer implementations show that the method reduces symbolic circuit analysis time and 
allows larger circuits to be analyzed when an error criterion is specified. The impact of the error 





















Friday 8:30 - 11:45 A.M. 
FA-7 RC Active and Switched-Capacitor Filters: 
Organizer & 
Chair: F. W. Stephenson 
Virginia Polytechnic Institute, Blacksburg, VA 
* 1. "Symbolic Sensitivity Analysis Using Sspice",S-M. Chang, and G.M. Wierzba, 
Michigan State University, East Lansing, MI 
8:30 
Sspice is a symbolic circuit analyzer and approximation. Sspice can solve for transfer functions and 
second order filter parameters. A symbolic sensitivity function has been added. The results are either 
exact or approximated with their user selected threshold. This allows complicated expressions oUght to 
be symbolically approximated. Several examples are given. 
* 2. "Design of Wide-Band Switched-Capcitor Filters with Arbitrary and Linear Phase 
Responses",H. Baber, Worcester Polytechnic Institute, Worcester, MA 
8:55 
A novel analytical technique is presented for the derivation of sampled-data transfer functions suitable 
for realization in switched-capacitor form. The resulting transfer functions are particularly suitable for 
wide-band filter applications where the phase response is of primary importance. 
* 3. "Parasitic Effects in OTA-C filters with Finite Zeros",L.P. Caloba, and F. 
9:20 
Galvez-Durand, ACM de Queirez, Federal University of Rio de Janeiro, Brazil 
The response of PTA-C continuous time filters may be severely distorted by the parasitic capacitance 
and the OTA's excess phase. In this paper, we discuss this problem for the case 0 finite zeros filers. 
Several possible solutions are proposed and a new filter structure, compensated for the OTA's excess 
phase and almost insensitive tot he parasitic capacitances, is presented. 
* 4. "Effects and Compensation of Gain Bandwidth in the State Vairable Filter",A 
Oksasoglu, and L.P. Huelsman, University of Arizona, Tucson, Arizona 
9:45 
In this paper, the effects of operational amplifier gain bandwidth on the performance if a state variable 
filter are considered. Third- and fifth-order models for these effects are generated and compared. A 
method of compensating for the effects of gain bandwidth is developed and examples are given of its 
use. 
10:10 Break 
5. "Enhancement of Transmission Characteristics in Elliptic Filter Design", H.K.. Kim, 
University of Manitoba, Winnipeg, Canada 
10:30 
The elliptic filters are optimal in the sense that the magnitude characteristic exhibits steepest slope at 
the cutoff frequency. The other characteristics such as delay and step response, however, are rather 
undesirable. In this paper, a method is advanced that progressively improves the delay and time domain 
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FA-9 Detection: 
Chair: C. W. Therrien 
Naval Postgraduate School, Monterey, CA 
1. "The Relationship Between High Resolution Frequency Estimation Method and 
Prediction Error Method", C-H. Chiang, and J.G. Shin, Stevens Institute of 








This paper presents a relationship between the parameters obtained from the modified FBLP and FBLP. 
This relationship is the same as the Pisrenko method and the prediction error method. Applying this 
relationship, we introduce an iterative algorithm to perform modified FBLP method without eigendata 
decomposition. 
"Detection of Signals with Discontinuities", R. Cristi and D. Aviv, Naval Postgraduate 
School, Monterey, CA 
The problem of estimation of data with discontinuities is addressed. The class of signals of interest can 
be modeled by state space equations within compacts segments of time, with initial conditions set at the 
boundaries of the time intervals. Particular cases are signals represented by Auto Regressive (AR) 
models with piecewise constant coefficients, or Phase Shift Keyed (PSK) signals with piecewise constant 
phase. The estimation algorithm is bayesian, implemented using a bank of Kalman fIlters. The transition 
points are estimated by maximizing a suitable likelihood function. Computer simulations show the 
effectiveness of the technique under different signal to noise ratio conditions. 
"Improvement of Nulling Performance in the Presence of Random Variations in a 
Linear Sensor Array", B.K. Chang, University of Nevada, and N. Ahmed, The 
University of New Mexico, Reno, NY 
A method for analyzing and improving the performance of a constrained nulling algorithm for pattern 
synthesis in a linear sensor array that is subjected to random variations in array weights and sensor 
positions is presented. In weight vector space, the nonorthogonal projection of a steering vector due 
to the random variations has been successfully adjusted to the nearly orthogonal projection by iterative 
adjustment of the initial optimum weight vector. As a result, an excellent nulling performance is 
achieved. Computer simulation results are also presented. 
"Improved Real Time Adaptive Detection, Enhancement, or Elimination of Multiple 
Sinusoids", M.A Soderstrand, H.H. Loomis, and K. V. Rangarao, Naval Postgraduate 
School, Monterey, CA 
A simple modification to the Kwan and Martin approach for adaptive detection and enhancement of 
multiple sinusoids allows practical real-time hardware to detect as many as 10 sinusoids in the presence 
of noise or other signals. The modification is a novel method of generating the gradients in the 
cascaded system of notch fIlters that reduces the geometric increase of hardware with the number of 
sinusoids to an arithmetic increase of only 29 biquads to implement a system with 10 sinusoids rather 
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2. "Linear Processing of Nonuniformly Sampled Signals", Y.Feria and J. McPherson, 
Univ. of Wisconsin-Milwaukee, Milwakee, WI 
8:55 
This paper describes a new approach, based on a coordinate transformation, that can process 
nonuniformly sampled signals efficiently, in the sense that the number of computations for processing 
the nonuniformly spaced data will be the same as in the uniform sampling case for the same number 
of samples in both cases. In situations where the nonuniform sampling results in fewer samples 
compared to the uniform sampling case, a reduction in total computations may be realized. 
3. "An Efficient Computer Algorithm for the Calculation of Walsh Transform for 
Completely and Incompletely Specified Binary F.", I. Schafer, B.J. Falkowski, and 
M.A Perkowski, Portland State University, Portland, OR 
9:20 
An efficient computer implementation of originally developed spectral representation of multiple-valued 
input binary functions is presented. In such a representation, the spectrum for each multiple-valued 
input binary function is composed of a vector of Walsh transforms, each of them defmed for one pair 
of the input variables of the function. By that approach, the number of spectral coefficients describing 
a given multiple-valued input binary function is a minimal one. The implementation of the algorithm 
allows for the calculation of the spectra of binary functions having an arbitrary number of literals, each 
of them can have up to 32 different logical values. The algorithm is interactive so users an manually 
determine generation of a partial or whole spectrum. 
4. "Modular Signal Reconstmction", G.A Ray, Boeing High Technology Center, 
Bellevue, W A 
9:45 
Modular signal reconstruction is a signal processing technique that allows for very simple and compact 
VLSI implementations. Typical modular signal processing circuits are much smaller and faster than 
their fixed point counterparts. In addition, modular processing is relatively immune to certain signal 
truncation problems suffered by fIXed point algorithms in very noisy environments. These benefits are 
analyzed in this paper, as well as certain drawbacks when he signal to noise ratio is large. 
10:10 Break 
5. "Speaker Identification using Singular Value Decomposition ofLPC Parameters", K 
Gopalan, and S.S. Mahil, Purdue University Calumet, Hammond, IN 
10:30 
A method of identifying speakers using singular value decomposition of LPS parameters of speech is 
proposed. The set of stored reference parameters yielding the lowest principal component magnitudes 
with the utterance of an unknown speaker in template matching process is considered closest to the 
unknown. 
6. "Analysis of Truncation Errors in Asynchronous Sampling of Periodic Signals", D. 
10:55 
Nyarko, and KA Stromsmoe, University of Alberta, Canada, Edmonton, Canada 
In many cases asynchronous (also called quasi-synchronous) sampling is more practical than synchronous 
sampling. With asynchronous sample the inherent errors are introduced by this approach have not been 
clearly defined. In this paper, four processing methods are compared and equations derived for the 
worst case errors. It is shown that an 'end' correction greatly decreases the worst case error and can 
significantly reduce the number of samples required to achieve a given accuracy. 
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Nasef, MA. WA9 Perkowski, MA. FAlO 
] Nassef, MA. WP8 Perkowski, MA. TP9 Nassef, MA. WA9 Piantolini, A WAJ 
Nassef, MA. WA9 Pierce, D.G. TA6 
Nassef, MA. FA8 Polis, M.P. WA9 
J 
Nasser,AAA WAJ Posch, K.C. TPlO 
Navarro, M.S. TP2 Pourparvis, G. WA2 
Newcomb, R. TP4 Prabhakar, J.C. FAJ 
J 
Newcomb, R.W. TP4 Prange, SJ. TP4 
Newcomb, R.W. TP4 Prasad, V.B. TPlO 
Nicoletti, G.M. FA2 Quach, T. WA2 
Nigh, P. FAS Qunshan, G. TAlO 
1 Nikodem, M. TAS Rabou, NA. TA9A Nikodem, M. TAS Raghuram, R. WP6 
Nilsson, AA. WPlO Raghuram, R. WP6 
] Ningo, N.N. WPl Ramachandran, V. TAlO Nishibuchi, O. TP2 Ramaswamy, A. WA2 
Nishide, K-i. WP7 Ramirez-Angulo, WP5 
J 
Nishide, M. WP7 Ramirez-Angulo, TP7A 
Nishio, Y. WAJ Raney, C.W. TA6 
Nishio, Y. WAJ Rangarao, K. V. FA9 
Nishioka, K. WA4 Rangarao, K. V. WP9 
J Nishioka, K. TA4 Rao, V. FAl Noren, K.V. TA6 Rashid, M.H. WAS 
Nowrouzian, B. WAlO Ray, GA. FAlO 
] Nowrouzian, B. TAlO Reicbmeyer, F. TPlO Nunnally, C.E. WA6 Reohr, B. FAS 
Nyarko, D. FAlO Ricco, G. WPlO 
] Obaidat, M.S. WA4 Ridella, S. WAJ Ogunfunmi, AO. TA2 Rizkalla, M.E. TP8 
Oksasoglu, A FA7 Rizkalla, M.E. TP8 
Oloomi, H.M. WAl Rizkalla, M.E. FAJ 
J Oloomi, H.M. TAl Rizkalla, M.E. FA8 Ouellette, M. FAS Robinson, M. WP5 
Owenier, K-A WAlO Rodrigues-Vazquez, WAJ 
Ozgue, I.H. TAS Roy, A WPI0 
Paarmann, L.D. WAS Rubini, P. TP7A 
Paarmann, L.D. WAS Rubio, A WP7 
J 
Paarmann, L.D. WAS Rueda, A WP7 
Paarmann, L.D. WAS Rui, X. WP4 
Paarmann, L.D. WAS Sager, TJ. TP6 
Paarmann, L.D. WAS Said, AE. TAS 
J Pala Schonwalder, FA6 Saito, T. 
· WA3 
Pandey, S.B. TA8 Sakla,AA. TAS 




] NAME SESSION 
Wang, L. WAS 
Wang, P. WP6 
1 Wang, P. WP6 Weber, RJ. WPS 
Weber, RJ. WP3 
J 
Weber, RJ. WP3 
Wierzba, G.M. FA7 
Wierzba, G.M. TA6 
] Wissel, L. FAS Wolpert, S. TP4 Wong, K.C. TPl 
Wong, L. TA4A 
1 Wong, R.Y. TA7B Wortley, C. FA2 
Wu, T-F. TPl 
J 
Wo, Y. TA9A 
Xie,X. WAS 
Xie,X. WAS 
Yang, C. TA7A ] Yardeni, D. WA3 Yassine, H.M. WP2 
Yaz, E. FA2 
J Yen, S-M. TP9 Ying, J. FA9 
Yoshida, H. WP7 
] Yoshida, H. TA9A Yoshida, H. TA9A 
Yoshida, H. TA9A 
Yoshida, H. WAS ] Yoshida, Y. WP7 Yo, C.G WP5 
Yuvarajan, S. WAS 
J Zaghloul, M.E. TP4 Zagbloul, M.E. TP4 
Zapp, R. TA9B 
J 
Zein, D. TP7B 
Zein, DA. FAIO 
Zha, Q-Z. TPl 
Zhao, W.W. WP7 
J Zhu, J. FA3 Zigoris, D.M. TP4 
Zobian, A. TA3 
J Zohdy, H.S. TP5 Zomaya, A.Y. FA2 Zuberek, W.M. WA6 
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The 1992 Midwest Symposium is organized by the Department of 
Electrical Engineering and Computer Science, The George 
Washington University, Washington, DC. The Symposium will be 
held in Washington, DC. It is co-sponsored by the IEEE Circuits and 
Systems Society in cooperation with the IEEE Educational Society, 
the IEEE Industrial Electronics Society, the IEEE Acoustics, Speech 
and Signal Processing Society, the IEEE Control Systems Society, 
IEEE Instrumentation and Measurement Society and the IEEE 
Systems, Man and Cybernetics Society. The Symposium will be 
devoted to all aspects of the theory, design, and applications of 
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Digital Signal Processing 
Control Systems and Robotics 
Microwave Circuits 
Nonlinear Circuits and Systems 





Large Scale Systems 
Communications Circuits 
Solid State Circuits 
Computer Networks and Circuits 
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summary with key words of the paper, headed by the title, author's 
name(s), addressees), affiliation(s), and the telephone number(s) 
along with a 50-word abstract for inclusion in the technical program 
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